

Package and Component Declarations:

18052010
c

i

* PACKAGE COMPONENTS

• Component reg'n
GENERIC (N: INTEGER := 8);

PORT (R: IN STD-LOGIC_VECTOR (N-1 DOWN TO 0);

Rin, Clock: IN STD-LOGIC;

Q: OUT STD-LOGIC_VECTOR (N-1 DOWN TO 0);

END Component;

• COMPONENT SHIFTER — control circuit

GENERIC (K: INTEGER := 4);

PORT (Resetn, Clock, W: IN STD-LOGIC;

Q ! BUFFER STD_WORC_VECTOR(L1 TO K1);

END Component;

• COMPONENT TRLS

GENERIC (N: INTEGER := 8);

PORT(X: IN STD_WORC_VECTOR(N-1 TO 0));

E: IN STD_WORC;

F: OUT STD_WORC_VECTOR(N-1 TO 0);

END Component;

END Component;

MAIN CODE for the SWAP circuit:

USE WORK-Components-all ; → components in the package

ENTITY SWAP IS

PORT (Data: IN STD_LOGIC_VECTOR (7 DOWN TO 0);

Resetn, W: IN STD_LOGIC;

Clock, Extern: IN STD_LOGIC;


Rinext: IN STD_LOGIC_VECTOR (1 TO 3);

Buswires: IN OUT STD_LOGIC_VECTOR (7 DOWN TO 0);

END SWAP;

Control inputs
that can be given from
outside of
the circuit

ARCHITECTURE Behavior OF SWAP LS



SIGNAL Rin, Rout, Q : STD_LOGIC_VECTOR (1 TO 3);

SIGNAL R1, R2, R3 : STD_LOGIC_VECTOR (7 DOWN TO 0); → contents of the registers

BEGIN

* Control: SHIFTER GENERIC MAP (K ⇒ 3) } Control signals (Q) are generated

out in
 R2 → R3 F1
 R1 → R2 F2
 R3 → R1 F3

PORTMAP (Resetn, Clock, W, Q);

Rin(1) ← Rinext(1) OR Q(3);
 Rin(2) ← Rinext(2) OR Q(2);
 Rin(3) ← Rinext(3) OR Q(1);
 Rout(1) ← Q(2); Rout(2) ← Q(1); Rout(3) ← Q(3);

tri_ext: TRUS PORTMAP (Data, Extern, Buswires);

reg1: regn PORTMAP (Buswires, Rin(1), Clock, R1);

reg2: regn PORTMAP (Buswires, Rin(2), Clock, R2);

reg3: regn PORTMAP (Buswires, Rin(3), Clock, R3);

tri1: TRUS PORTMAP (R1, Rout(1), Buswires);

tri2: TRUS PORTMAP (R2, Rout(2), " ");

tri3: TRUS PORTMAP (R3, Rout(3), " ");

END Behavior;

IF WE USE MULTIPLEXERS instead of Tri-state buffers at the outputs of the registers (R1, R2, R3):

ARCHITECTURE Behavior of SWAMPMUX LS

SIGNAL Rin, Q: STD_WORC_VECTOR (1 TO 3);

SIGNAL S: STD_WORC_VECTOR (1 DOWN TO 0); Select
ST50

SIGNAL R1, R2, R3: STD_WORC_VECTOR (7 DOWN TO 0);

BEGIN

Control: ShiftR GENERIC MAP (K => 3)

PORTMAP (Resetn, Clock, W, Q);

Qs
are
generated
sequentially

$R_{in}(1) \in R_{in\text{cat}}(1) \text{ OR } Q(3)$;

$R_{in}(2) \in R_{in\text{cat}}(2) \text{ OR } Q(1)$;

$R_{in}(3) \in R_{in\text{cat}}(3) \text{ OR } Q(1)$

S1 S0	Q1	Q2	Q3
00	0	0	0
01	1	0	0
10	0	1	0
11	0	0	1

R_{2out} 10
 R_{1out} 01
 R_{3out} 11

reg1: regn PORTMAP (BUSWINDOS, $R_{in}(1)$, Clock, Q1);

reg2: " " (" " $R_{in}(2)$, " " Q2);

reg3: " " (" " $R_{in}(3)$, " " Q3);

encoder:

with Q select

$S \leftarrow$ "00" when "000";
 "10" when "100";

"01" when "010";
 "11" when "0110";

Muxes:

WITH S SELECT


BUSWIRTS \Leftarrow Data when '00'


R1 when '01'

R2 when '10'

R3 when OTHERS;

END Behavior;





or simply directly:

muxes:

WITH Q SELECT

BUSWRBS ← Data when "000";

R2 when "100";

R1 when "010";

R3 when others;

END Behavior;

A SIMPLE PROCESSOR

Operations	Functions Performed
Load Rx, Data	$R_x \leftarrow \text{Data}$
Move Rx, Ry	$R_x \leftarrow [R_y]$ ↖ contents of Ry
Add Rx, Ry	$R_x \leftarrow [R_x] + [R_y]$
Subt Rx, Ry	$R_x \leftarrow [R_x] - [R_y]$

↳ [1] 1st step: $[R_x]$ is copied across the bus into A
 [1] [2] 2nd step: $[R_y]$ is placed into the bus, subtraction is performed and result is loaded into A
 [1] [2] [3] 3rd step: $[A]$ is transferred into R_x