

# A SIMPLE PROCESSOR

20.05.2010  
©




Figure 7.69 A digital system that implements a simple processor.

When  $w=1$   
operation starts.  
 $w=0$  no operation.


Chapter 6 in the book:

1, 2, 3, 4, 5, 6, 7, 8, 11, 18, 19, 21, 22, 23, 24, 25, 28, 31


Chapter 7 in the book:

9, 10, 13, 14, 16, 17, 19, 34

Operation	Function Performed
1 Load $R_x$ , Data	$R_x \leftarrow Data$
2 Move $R_x$ , $R_y$	$R_x \leftarrow [R_y]$
3 Add $R_x$ , $R_y$	$R_x \leftarrow [R_x] + [R_y]$
4 Sub $R_x$ , $R_y$	$R_x \leftarrow [R_x] - [R_y]$




$R_x = R_0, R_1, R_2, R_3 \dots$   
 $R_y = R_0, R_1, R_2, R_3 \dots$



**Figure 7.70** A part of the control circuit for the processor.

Sub  $R_x, R_y \Rightarrow$

- 1st step: T0:  $[R_x]$  are transferred to register A.
- 2nd step T1:  $[R_y]$  is placed onto the bus (BUSWIRES).  
The adder/subtractor module performs the subtraction and the result is stored in register G.
- 3rd step T2:  $[G]$  are transferred into  $R_x$ .



- Function  $\rightarrow$  specifies the operation to be performed at any given time
- When  $w=1$  this operation is initiated
- The control circuit asserts the Done output when the operation is completed.



Type of operations

load  $R_x$


$R_x$  is selected  
( $R_0, R_1, R_2, R_3$ )

$R_y$  is selected

$R_3$  is selected as  $R_y$

$FR_{in} = w T_0$   
 $= 1$  when  $w=1$  AND  $T_0=1$

$f_1 f_0$	operation
0 0	$T_0 \rightarrow$ load $R_x$
0 1	$T_1 \rightarrow$ move $R_x$
1 0	$T_2 \rightarrow$ ADD
1 1	$T_3 \rightarrow$ sub



Operation  $\rightarrow T_2 \rightarrow$  ADD  
 $R_x \rightarrow R_1$   
 $R_y \rightarrow R_3$

is a 6-bit operand or command  
 function = '100111'

$$R_{0in} = (I_0 + I_1) T_1 X_0 + (I_2 + I_3) T_3 X_0$$

$$R_{out} = (I_2 + I_3) T_1 X_0 + I_1 T_1 Y_0 + (I_2 + I_3) T_2 Y_0$$

$$R_{out} = (I_2 + I_3) (T_1 X_0 + T_2 Y_0) + I_1 T_1 Y_0$$

$$\text{Extern} = I_0 T_1$$

$$\text{Done} = I_0 T_1 + I_1 T_1 + I_2 T_3 + I_3 T_3$$

$T_0 = 1$  no operation

Table 7.3

Control signals asserted in each operation/time step.

$f_1 f_0$

- 0 0 → (Load):  $I_0$
- 0 1 → (Move):  $I_1$
- 1 0 → (Add):  $I_2$
- 1 1 → (Sub):  $I_3$

	$T_1$	$T_2$	$T_3$
1st Step	Extern, $R_{in} = X$ , Done		
2nd Step	$R_{in} = X$ , $R_{out} = Y$ , Done		
3rd Step	$R_{out} = X$ , $A_{in}$	$R_{out} = Y$ , $G_{in}$ , AddSub = 0	$G_{out}$ , $R_{in} = X$ , Done
	$R_{out} = X$ , $A_{in}$	$R_{out} = Y$ , $G_{in}$ , AddSub = 1	$G_{out}$ , $R_{in} = X$ , Done

$$\text{Done} = (I_0 + I_1) T_1 + (I_2 + I_3) T_3$$

$$A_{in} = (I_2 + I_3) T_1$$


$$G_{in} = (I_2 + I_3) T_2$$

$$G_{out} = (I_2 + I_3) T_3$$

$$\text{AddSub} = I_3 T_2$$

$\bar{E}_1$	$\Phi_1$	$\Phi_0$	$T_0$	$T_1$	$T_2$	$T_3$	
1	0	0	1	0	0	0	No operation
1	0	1	0	1	0	0	1st step
1	1	0	0	0	1	0	2nd step
1	1	1	0	0	0	1	3rd step

← Ring Counter for timing






The Control Circuit generates:

- Extren
- Done
- Ain
- Gin
- Gout
- Add Sub  $\bar{a}$  loaded into the Control register.
- $R_0 \bar{in}, R_1 \bar{in}, R_2 \bar{in}, R_3 \bar{in}$
- $R_0 \text{out}, R_1 \text{out}, R_2 \text{out}, R_3 \text{out}$
- Clear  $\rightarrow$  when Clear = 1
- $FR_{in}$

$FR_{in} = 1$   
 $FR_{in} = W T_0$  \*  
 at the 0<sup>th</sup> step  
 the contents of  
 the **Function**



• as long as  $W = 0$ ,  
 no operation is executed.

when  $W = 1$   
 $FR_{in} = W T_0$

$Clear = \bar{W} T_0 + Done$

# VHDL Code for the Processor:

2 bit up-counter for synchronous reset:

USE IEEE.STD\_LOGIC\_UNSIGNED.ALL

ENTITY upcount IS

PORT (Clear, Clock: IN STD\_LOGIC;

Q: BUFFER STD\_LOGIC\_VECTOR(1 DOWN TO 0));

END upcount;

ARCHITECTURE Behavior OF upcount IS

BEGIN

PROCESS (Clock)

IF (Clock'EVENT AND Clock = '1') THEN

IF Clear = '1' THEN


Q <= '00';

ELSE

Q <= Q + 1;

END IF;

END PROCESS;



} Clear is synchronous



reg n  
tris  
upcount  
dec 2 to 4

to be used as components in the main code:

= subcats is the  
work file

When these  
components  
reside

## MAIN CODE for the PROCESSOR:

LIBRARY ieee;

USE ieee.std\_logic\_1164.all;

USE ieee.std\_logic\_1164.all;

USE work.subcats.all;

ENTITY PROC U

8-bit data bus

PORT ( Data: IN STD\_LOGIC\_VECTOR ( 7 DOWN TO 0 );

Reset, w: IN STD\_LOGIC;

Clock: IN "

I, Rx, Ry: IN STD\_LOGIC\_VECTOR ( 1 DOWN TO 0 );

2bit 2bit 2bit  
Function = I & Rx & Ry  
6-bit

Done : BUFFER STD\_WHL;

BUSWIRES : INOUT STD\_WHL\_VECTOR(7 DOWN TO 0);

END PROC;

ARCHITECTURE Behavior OF Proc IS

SIGNAL Rin, Rout : STD\_WHL\_VECTOR(0 TO 3);

SIGNAL Clear, High, AddSub; STD\_WHL;

SIGNAL Count, zero? : STD\_WHL\_VECTOR(1 DOWN TO 0);

SIGNAL T, I, X, Y : STD\_WHL\_VECTOR(0 TO 3);

SIGNAL R0, R1, R2, R3 : STD\_WHL\_VECTOR(7 DOWN TO 0);

SIGNAL A, sum, G : STD\_WHL\_VECTOR(7 DOWN TO 0);

SIGNAL Func, FuncReg : STD\_WHL\_VECTOR(1 TO 6);

BEGIN

?

zero ∈ '00', High ∈ '1'

4 control signals for 4 registers

Clear  $\Leftarrow$  Reset OR Done OR (NOT W AND T(0)) ;

Counter : upcount PORTMAP (Clear, Clock, Count); (Clear =  $\bar{w}$ T0 + Done)

dec T : dec 2 to 4 PORTMAP (Count, High, T); (High = Enable)

Func  $\Leftarrow$  F  $\&$  Rx  $\&$  Ry ; (concatenation)

function register: regn GENMAP (N  $\Rightarrow$  6)

PORTMAP (Func, FRin, Clock, FuncKey);

dec I : dec 2 to 4 PORTMAP (FuncKey (1 to 2), High, I); f1 f0

dec X : dec 2 to 4 PORTMAP (FuncKey (3 to 4), High, X);

dec Y : dec 2 to 4 PORTMAP (FuncKey (5 to 6), High, Y);

Extern  $\Leftarrow$  I(0) AND T(1);

Gin  $\Leftarrow$  (I(2) OR I(3)) AND T(2);

Ain  $\Leftarrow$  (T(2) OR I(3)) AND T(1);

$G_{out} \in (I(2) \text{ OR } I(3)) \text{ AND } T(3);$

$Addr_{sub} \in I(3);$

Reg Control:

FOR  $k$  IN 0 TO 3 GENERATE

$R_{in}(k) \leftarrow (I(0) \text{ OR } I(1)) \text{ AND } T(1) \text{ AND } XCK) \text{ OR}$   
 $((I(2) \text{ OR } I(3)) \text{ AND } T(3) \text{ AND } XCK);$

$R_{out}(k) \leftarrow (I(1) \text{ AND } T(1) \text{ AND } YCK) \text{ OR } ((I(2) \text{ OR } I(3))$   
 $\text{AND } ((T(1) \text{ AND } XCK) \text{ OR } (T(2) \text{ AND } YCK)));$

END GENERATE Reg Control;

tr: extern:   $PORTMAP (Data, Extern, Buswires);$

reg0: regn  $PORTMAP (Buswires, R_{in}(0), (clock: R_0);$

reg1: regn "  $(Buswires: R_{in}(1), (clock: R_1);$



reg2: regn PORTMAP (Buswires, Rin2, Clock, R2);

reg3: " " ( " , Rin3, " , R3);

tri0: trin PORTMAP (R0) Rout(0), Buswires);

tri1: " " (R1, Rout(1), " );

tri2: " " (R2, Rout(2), " );

tri3: " " (R3, Rout(3), " );

---

alu:

WITH ADD SELECT

END Behavior:


$Sum \in A + Buswires$  WHEN #0';

$\in A - Buswires$  WHEN OTHERS;

regA: regn PORTMAP / fwm, Rin, (Clock, R);

triA: trin PORTMAP (A, Rout, Buswires);

# REACTION TIMER:



Inputs:  $w$ , Clock ( $c_9$ ), Reset,

## CODE: first BCD Counter (2-Digit)

USE ieee. std\_logic\_unsigned.all;

ENTITY BCD Counter IS

PORT ( Clock: IN STD\_LOGIC;

Clear, E: IN " " ;

BCD1, BCD0: BUFFER STD\_LOGIC\_VECTOR(3 DOWN TO 0));

END BCD Counter;

ARCHITECTURE Behavior OF BCD Counter IS

BEGIN

PROCESS (Clock)

BEGIN

IF ClockEvent AND Clock = '1' THEN

IF Clear = '1' THEN

BCD1 ← "0000"; BCD0 ← "0000";

ELSIF E = '1' THEN

IF BCD0 = "1001" THEN

BCD0 ← "0000";

IF BCD1 = "1001" THEN

BCD1 ← "0000";

ELSE

BCD1 ← BCD1 + 1;

ENDIF

ELSE

BCD0 ← BCD0 + 1;

ENDIF ;  
ENDIF ;  
ENDIF ;  
(W) PROCESS ;  
AND BEHAVIOR ;



## CODE - Reaction Timer :

entity Reactor IS

```
PORT ( Cg, Reset: IN STD_WORC;  
       W, push_n: IN " " ;  
       LBDn : OUT STD_WORC;
```

```
Digit1, Digit0: BUFFER STD_WORC_VECTOR(3 DOWN TO 0));
```

End Reactor;

ARCHITECTURE Behavior of Reactor IS

COMPONENT BCD count

```
PORT ( Clock: IN STD_WORC;
```

```
       Clear, E: " " ;
```

```
       BCD1, BCD0: BUFFER STD_WORC_VECTOR(3 DOWN TO 0));
```

END Component;

Component Seg 7

```
PORT Lbcd: IN STD_VECTOR(3 DOWN TO 0);
```

```
LEDS: OUT r r y (1 TO 7);
```

END Component;

```
SIGNAL LED: STD_VECTOR;
```

```
SIGNAL BCD0, BCD1: STD_VECTOR(3 DOWN TO 0);
```

BEGIN


```
flip flop: PROCESS (clk, push_n, w)
```

BEGIN

```
WAIT UNTIL (q'EVENT AND (q = '1');
```

```
IF push_n = '0' THEN
```

```
LED <= '0';
```




ELSEIF W = '1' THEN

LED ← '1';

END IF

END PROCESS;

LED<sub>n</sub> ← NOT LED; ⇒




Counter: BCD Count → clock  
PORTMAP (CG, Reset, LED, LEDn  
BCD1, BCD0);

seg1: Seg 7 PORTMAP (BCD1, digit1);

seg2: Seg 7 " (BCD0, digit0);

END Behavior;



# FINITE STATE MACHINES (FSM)

05.06.2010  
©

# of states  $\Rightarrow$  # of memory combinations

for example if we have 12 states


$$2^4 = 16$$

4 FF can represent 16 different  
States (combinations)

We need at least 4 FFs.



## Example



Clock cycle:  $t_0$   $t_1$   $t_2$   $t_3$   $t_4$   $t_5$   $t_6$   $t_7$   $t_8$   $t_9$   $t_{10}$

w:	0	1	0	<u>1</u>	<u>1</u>	0	<u>1</u>	<u>1</u>	<u>1</u>	0	1
z:	0	0	0	0	0	1	0	0	1	1	0

## MOORE TYPE MACHINE


Output (z) is not the function of the input  
but the function of the STATES

# SEQUENTIAL CIRCUIT DESIGN STEPS

1. STATE DIAGRAM  $\longrightarrow$  Optimization (# of states, Moore vs Mealy type Dsgn)
2. STATE TABLE
3. STATE ASSIGNED TABLE  $\rightarrow$  Optimization (different combinations, one-hot encoding etc.)
4. FF TYPE SELECTION, DERIVATION OF NEXT STATES  $\rightarrow$  OPTIMIZATION
  - different FFs
  - Reduction by Carnough map's
5. IMPLEMENTATION of the CIRCUIT

CAD Tools.  
Intelligent Property (IP)

# 1st STEP: STATE DIAGRAM



3 states  $\Rightarrow$  2 FFs

FF outputs: present states:  $y_1, y_0$   
 FF inputs: next states:  $Y_1, Y_0$

# 2. STEP: STATE TABLE

Present states	Next States		Output $z$
	$w$		
	$w=0$ $Y_1 Y_0$	$w=1$ $Y_1 Y_0$	
A	A	B	0
B	A	C	0
C	A	C	1

MOORE  
MACHINE

### 3-STEP : STATE ASSIGNED TABLE:

2 FF		Present		Next		Output
		$y_1$	$y_0$	$w=0$ $Y_1 Y_0$	$w=1$ $Y_1 Y_0$	$z$
0 0	A	0	0	0 0	0 1	0
0 1	B	0	1	0 0	1 0	0
1 0	C	1	0	0 0	1 0	1
1 1	d	1	1	d d	d d	d

### 4-STEP

The easiest way to use D FF.

Reduction →

$Y_1^w$	$y_1$	$y_0$	$w$
0	0	0	d
1	0	1	d
			1

$$Y_1 = w y_0 + w y_1$$

$$Y_1 = w (y_0 + y_1)$$



$Y_0$

	$w$	$y_1 y_0$	00	01	11	10
0			0	0	d	0
1			1	0	d	0


$$Y_0 = w \bar{y}_1 \bar{y}_0$$

	$z$	$y_1$	0	1
0			0	0
1			1	d

$$z = y_1 \text{ Clock}$$

5th STEP: IMPLEMENTATION

Reset  $\triangleright$



Ex: Implement the same machine as a Mealy type FSM

Clock:	$t_0$	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	1	0	0	1	1	0	0


STEP 1

STATE DIAGRAM

$w=0/z=0$

$w=1/z=0$

$w=1/z=1$



Starts  $\Rightarrow$  1FF100K

## STEP 2: STATE TABLE

Present	Next		Output z	
	w=0	w=1	w=0	w=1
A	A	B	0	0
B	A	B	0	1

Mealy type

z is function of w as well.

## STEP 4:

y	z	
	0	1
w	0	0
1	1	1

z	y	
	0	1
w	0	0
1	0	1

$$y = w$$

$$z = wy$$



## STEP 3: STATE ASSIGNED TABLE

y	Next		Output z	
	w=0 y	w=1 y	w=0	w=1
0	0	1	0	0
1	0	1	0	1

# STEP 5. IMPLEMENTATION

$$y = w$$

$$z = wy$$





# VHDL CODES for the Moore TYPE FSM:

ENTITY SIMPLE IS

PORT ( Clock, Resetn, w: IN STD\_LOGIC;  
z: OUT STD\_LOGIC);

END SIMPLE

ARCHITECTURE Behavior OF SIMPLE IS

TYPE State-type IS (A, B, C);

SIGNAL y: State-type;

BEGIN

PROCESS (Resetn, Clock)

BEGIN

IF Resetn = '0' THEN

y <= A;

} asynchronous  
Reset

ELSIF (clock'EVENT AND clock='1') THEN

CASE y IS

WHEN A =>

IF w='0' THEN

y <= A;

ELSE

y <= B;

ENDIF

WHEN B =>

IF w='0' THEN

y <= A

ELSE

y <= C

ENDIF

WHEN C =>

IF w='0' THEN

y <= A;

ELSE

y <= C;

ENDIF;


END CASE;

END IF;

END PROCESS;

z <= '1' WHEN y=C ELSE '0';

END Behavior;



The VHDL code of the MEALY TYPE FSM:

ARCHITECTURE Behavior OF simple LS  
TYPE STATE-TYPE LS (A, B);

SIGNAL y : state-type;

BEGIN

PROCESS (Resetn, Clock)

BEGIN

IF Resetn = '0' THEN

y ≤ A;

ELSIF (Clock'EVENT AND clock = '1') THEN

CASE y IS

WHEN A  $\Rightarrow$   
 IF W = '0' THEN Y  $\leftarrow$  A;  
 ELSE Y  $\leftarrow$  B;  
 ENDIF;

When  $\Rightarrow$  A  
 z  $\leftarrow$  '0';

When  $\Rightarrow$  B  
 z  $\leftarrow$  W;

WHEN B  $\Rightarrow$

IF W = '0' THEN Y  $\leftarrow$  A;  
 ELSE Y  $\leftarrow$  B;  
 ENDIF;

END CASE;  
 END PROCESS;  
 END Behavior;


END CASE;

END IF;

END PROCESS;

PROCESS (Y, W)

CASE Y IS




2nd  
 Process  
 Statement  
 for  
 z



# COUNTER DESIGN (as an FSM)

ex: Design a counter that counts the sequence  
0, 1, 2, 3, 4, --- 6, 7; 0, 1---

1. State Diagram:



2. State Table Next State ( Moore)

Present State	w=0	w=1	Count z
A	A	B	0
B	B	C	1
C	C	D	2
D	D	E	3
E	E	F	4
F	F	G	5
G	G	H	6
H	H	A	7

0-1-2-3-4-5-6-7  
0-1-2-3  
 8 states = 2<sup>3</sup>  
3 FF  
 use D FF

### 3. State Assigned Table

Present State $y_2 y_1 y_0$	Next State $w=0$			Next State $w=1$			Output $z$		
	$y_2$	$y_1$	$y_0$	$y_2$	$y_1$	$y_0$	$z_2$	$z_1$	$z_0$
0 0 0	0	0	0	0	0	1	0	0	0
0 0 1	0	0	1	0	1	0	0	0	1
0 1 0	0	1	0	0	1	1	0	1	0
0 1 1	0	1	1	0	1	1	0	1	1
1 0 0	1	0	0	1	0	0	1	0	0
1 0 1	1	0	1	1	0	1	1	0	1
1 1 0	1	1	0	1	1	1	1	1	0
1 1 1	1	1	1	0	0	0	1	1	1

$y_2 y_1$	$y_0 = w$	00	01	11	10
00	0	1	0	1	
01	0	1	0	1	
11	0	1	0	1	
10	0	1	0	1	

$$D_0 = Y_0 = \bar{y}_0 w + y_0 \bar{w} = w \oplus y_0$$

$$D_1 = Y_1 = \bar{w} y_1 + y_1 \bar{y}_0 + w y_0 \bar{y}_1 = w y_0 \oplus y_1$$

$$D_2 = Y_2 = \bar{w} y_2 + \bar{y}_0 y_2 + \bar{y}_1 y_2 + w y_0 y_1 \bar{y}_2 = w y_0 y_1 \oplus y_2$$