

ECE 476 MIDTERM EXAM SOLUTION SET

22 APRIL 2010

① Two VHDL codes are given as


a) SIGNAL Z, A, B, C, D: std_logic;
BEGIN
Z ← A AND B ;
Z ← C OR D ;
END Behavior;

b) SIGNAL Z, A, B, C, D: std_logic;
BEGIN
PROCESS (A, B, C, D)
BEGIN
Z ← A AND B ;
Z ← C OR D ;
END PROCESS
END Behavior;

Show the corresponding logic circuits to these VHDL codes

SOL:

a)



(5p)

b)



(5p)

② To prevent the ripple in the adders, a design can be made as shown below. The circuit immediately calculates the carry bit.


a) Explain how this circuit calculates the carry bit.

b) Write the VHDL code to implement this circuit

(A1, B1, C0 inputs, C1 output)

by using the 2-to-1 mux as a component

(write the mux code as well by using a conditional statement)



c) Write the VHDL code of the circuit this time by using the 2-to-1 mux as a package (write the mux code as well by using a select statement).

SOL:

a)

A1	B1	Sel
0	0	0
0	1	1
1	0	1
1	1	0

sel = 0 when A1 = B1
 sel = 1 when A1 ≠ B1
 sel = 0 when A1 = B1


A1	B1	C0	C1	
0	0	0	0	} When $A1=B1 \Rightarrow C1=A1$
0	0	1	1	
0	1	0	0	} When $A1 \neq B1 \Rightarrow C1=C0$
0	1	1	1	
1	0	0	0	
1	0	1	1	
1	1	0	1	} When $A1=B1 \Rightarrow C1=A1$
1	1	1	1	

The truth table

When $A1=B1 \Rightarrow C1=A1$

When $A1 \neq B1 \Rightarrow C1=C0$

When $A1=B1 \Rightarrow C1=A1$



This circuit implements the truth table.

When $A1=B1$ then a 0 is generated at Sel input which selects the 0 input in the multiplexer. This

selects $A1$ and $C1=A1$.

When $A1 \neq B1$ the EX-OR generates a 1 at the output. Sel becomes 1. This selects input 1 in the mux and $C1=C0$.

(10p)

b) First the mux as a component:

LIBRARY ieee;

USE WORKING STD_LOGIC_1164.ALL

COMPONENT MUX2TO1

ENTITY mux2to1 IS

PORT (w0, w1 : IN STD-LOGIC;

S : IN STD-LOGIC

f : OUT STD-LOGIC);

END mux2to1;

ARCHITECTURE Behavior OF mux2to1 IS

BEGIN

f <= w0 WHEN S = '0' ELSE w1;

END Behavior;

END COMPONENT;

MAIN CODE FOR THE CIRCUIT:

LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY CarryRipple IS

PORT (A1, B1, Co : IN STD-LOGIC;

C1 : OUT STD-LOGIC);

END CarryRipple;

ARCHITECTURE Behavior OF CarryRipple IS

COMPONENT mux2to1

PORT (w0, w1 : IN STD-LOGIC;

S : IN STD-LOGIC;

f : OUT STD-LOGIC);

SIGNAL SEL : STD-LOGIC;

BEGIN

SEL = A1 XOR B1;

MAX1: mux2to1 PORTMAP (A1, Co, ^{sel=0}SEL, ^{sel=1}C1);

END Behavior;

15P

x



c) → First the VHDL code of mux2to1 as a component with SELECT statement:

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
COMPONENT mux2to1
```

```
;  
|  
| (entity is the same as previous)  
|  
;
```

ARCHITECTURE Behavior of mux2to1 IS
BEGIN

```
WITH S SELECT  
f <= w0 WHEN 0 ;  
f <= w1 WHEN OTHERS ;  
END Behavior ;
```

→ Then we declare this component as Package:

```
LIBRARY ieee ;  
USE ieee.std_logic_1164.all ;  
PACKAGE mux2to1_PACKAGE IS  
COMPONENT mux2to1
```

```
PORT ( w0, w1 : IN std_logic ;  
S : IN std_logic ;  
f : OUT std_logic ) ;
```

```
END COMPONENT ;  
END mux2to1_PACKAGE ;
```

→ Use the Package in the main code

```
LIBRARY ieee ;  
USE ieee.std_logic_1164.all ;  
USE work.mux2to1_package.all ; ← to use Package*  
ENTITY CarryUp IS
```

```

PORT (A1, B1, CO : IN STD-Wire;
      CI : OUT STD-Wire);

```

END Carry Ripple;

ARCHITECTURE Behavior OF carryRipple IS

```

SIGNAL S02 : STD-Wire;

```

B+BIN

$$S02 = A1 \text{ XOR } B1;$$


```

MUX1 : MUX2TO1 PORTMAP (A1, CO, S02, C1);

```

END Behavior;

③ Develop the structural VHDL code for the circuit given below



(Note: Use For-Generate Statement)
 use FA as a package; full add - package)

SOL	B	Add/sub	f
	0	0	0
	0	1	1
	1	0	1
	1	1	0

When Add/sub = 0

$$f = B$$

When Add/sub = 1

$$f = \bar{B}$$

This circuit either add or subtract B from A (in 2's complement)

LIBRARY ieee;

USE ieee.std_logic_1164.all;

⊛ USE work.fulladd_package.all;

*
(NOTE: It is not signed arithmetic. It is UNSIGNED. 2's complement is done by the circuit)

ENTITY ADDER16BIT IS

PORT (A, B : IN STD_LOGIC_VECTOR (15 DOWN TO 0);

ADDSUB : IN STD_LOGIC;

COUT : OUT STD_LOGIC;

S : OUT STD_LOGIC_VECTOR (15 DOWN TO 0));

END ADDER16BIT;

ARCHITECTURE structure OF ADDER16BIT IS

SIGNAL C : STD_LOGIC_VECTOR (0 TO 14); ⊛

SIGNAL BEX : STD_LOGIC_VECTOR (15 DOWN TO 0);

BEGIN

BEX ≤ B XOR ADDSUB;

C(0) ≤ ADDSUB;

G1: FOR i IN 0 TO 14 GENERATE

Stage i : fulladd PORTMAP (C(i), A(i), BEX(i), S(i), C(i+1))

END GENERATE;


Stage 15 : fulladd PORTMAP (C(15), A(15), BEX(15), S(15), COUT)

END structure;

25p

4

Consider an FPGA-operated heater shown below. This circuit is required to enable the ON/OFF control of the heater to adjust the temperature to a predefined temperature T_d . The desired control is such that the desired (T_d) and the measured (T_m) temperatures are converted into unsigned digital data of 4-bit and fed into the FPGA module. The FPGA outputs a control signal Y to control the heater such that the heater is turned on ($Y=1$) when the measured temperature is lower than the desired, and turned off ($Y=0$) otherwise. Provide the VHDL code (use Process Statement in the coding).



SOL:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY Compare IS
PORT ( TD, TM : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      Y : OUT STD_LOGIC);
END Compare;
ARCHITECTURE Behavior OF Compare IS
SIGNAL Yout : STD_LOGIC;
BEGIN
PROCESS (TD, TM)
IF TM < TD THEN
Yout <= '1';
ELSE
Yout <= '0';
END IF;
END PROCESS;
Y <= Yout;
END Behavior;
```

25p