

Q1

a) Signal Z, A, B, C, D : STD\_logic

begin

Z ← A AND B ;

Z ← C AND D ;

b) Signal Z, A, B, C, D : STD\_logic

begin

process (A, B, C, D)

begin



Z ← A AND B ;

Z ← C AND D ;


end process ;

Draw the corresponding logic circuits to these VHDL codes

SOL 1 :



- ② a) Design a counter, <sup>with T Flip Flops and combinational circuit such that when</sup> ~~when~~  $Reset = 0$  it should asynchronously returns to "00" state; when  $Reset = 1$  it should count the sequence 00, 10, 01, 11, 00, 10, ... when  $w = 1$ , and count the same sequence backward (i.e. 00, 11, 01, 10, 00, 11, ...) when  $w = 0$ .
- b) Write the VHDL code for this Finite State Machine (FSM).




	Next		$\bar{w}$	
	$w=0$	$w=1$	$w=0$	$w=1$
A 00	11 D	10 C	A	A
B 01	10 C	11 D	B	B
C 10	00 A	01 B	C	C
D 11	01 B	00 A	D	D


Contd (2)

(2)  
Continued


$y_2 y_1$	Next		$z$
	$w=0$ $T_2 T_1$	$w=1$ $T_2 T_1$	
0 0	1 1	1 0	
0 1	1 1	1 0	
1 0	1 0	1 1	
1 1	1 0	1 1	



$T_2 = 1$



$T_1 = \bar{w}y_2 + wy_2$



Cont'd (3)

ENTITY Counter IS

```

PORT ( clock, Resetn: IN STD-logic;
      w : IN STD-logic;
      z : OUT STD-logic (0 TO 1));

```

END Counter;

ARCHITECTURE Behavior OF Counter IS

TYPE State-type IS (A, B, C, D);

SIGNAL y: State-type;

BEGIN

PROCESS (Resetn, clock)

BEGIN

IF Resetn = '0' THEN

y <= A;

ELSIF (clock'EVENT AND clock = '1') THEN

CASE y IS

WHEN A =>

IF w = '0' THEN

y <= D;

ELSE

y <= B;

END IF;

WHEN B =>

IF w = '0' THEN

y <= A;

ELSE

y <= C;

END IF;

WHEN C =>

10

Cont (4)

```
WHEN C =>  
  IF W='0' THEN  
    y ← B;  
  ELSE  
    y ← D;  
  ENDIF;  
ENDIF;
```

```
WHEN D =>  
  IF W='0' THEN  
    y ← C;  
  ELSE  
    y ← A;  
  ENDIF;
```



```
END CASE;  
END IF;  
END PROCESS;  
  
z ← y;  
END Behavior;
```

Solution

3

101  
010

STATE DIAGRAM



w = 00001011010110000101000  
z = 000001000111000001110

	$w=0$ Y <sub>2</sub> Y <sub>1</sub> Y <sub>0</sub>	$w=1$ Y <sub>2</sub> Y <sub>1</sub> Y <sub>0</sub>	Z
1 A	C	B	0
2 B	D	B	0
3 C	C	E	0
4 D	C	F	0
5 F	G	<b>B</b>	0
6 F	G	B	1
7 G	C	F	1

Present

Next

Output

	$y_2 y_1 y_0$	$w=0$ $y_2 y_1 y_0$	$w=1$ $y_2 y_1 y_0$	$Z$
1 9 A	0 0 0	0 1 0	0 0 1	0
2 10 B	0 0 1	0 1 1	0 0 1	0
3 11 C	0 1 0	0 1 0	1 0 0	0
4 12 D	0 1 1	0 1 0	1 0 1	0
5 13 E	1 0 0	1 1 0	0 0 1	0
6 14 F	1 0 1	1 1 0	0 0 1	1
7 15 G	1 1 0	0 1 0	1 0 1	1
8 16	1 1 1	---	---	+

$y_2$

$y_2 y_1$	$y_0 w$	00	01	11	10
00		0 <sub>1</sub>	0 <sub>9</sub>	0 <sub>10</sub>	0 <sub>2</sub>
01		0 <sub>3</sub>	1 <sub>11</sub>	1 <sub>12</sub>	0 <sub>4</sub>
11		0 <sub>7</sub>	1 <sub>15</sub>	- <sub>16</sub>	- <sub>8</sub>
10		1 <sub>5</sub>	0 <sub>13</sub>	0 <sub>14</sub>	1 <sub>6</sub>

$y_1$

$y_2 y_1$	$y_0 w$	00	01	11	10
00		1	0	0	1
01		1	0	0	1
11		1	0	-	-
10		1	0	0	1

$$y_2 = y_1 w + y_2 \bar{y}_1 \bar{y}_0 w$$

$$y_1 = w \bar{w} y_2 \bar{y}_1 \bar{y}_0$$


$y_0$

$y_2 y_1$	$y_0 w$	00	01	11	10
00		0	1	1	1
01		0	0	1	0
11		0	0	-	-
10		0	1	1	0

$$y_0 = \bar{y}_1 w + y_0 w + y_2 \bar{y}_1 \bar{y}_0$$

$y_2$	$y_1 y_0$	00	01	11	10
0		0	0	0	0
1		0	1	-	1

$$Z = y_2 y_0 + y_2 y_1$$



VHDL CODE  
(FROM STATE DIAGRAM)

Seq det

LIBRARY ieee;

USE ieee.std\_logic\_1164.all;

ENTITY seqdet IS

PORT (Clock, Resetn, w : IN STD\_LOGIC;  
z : OUT STD\_LOGIC);

END seqdet

ARCHITECTURE Behaviour OF seqdet IS

TYPE State\_type IS (A, B, C, D, E, F, G);

SIGNAL y : State\_type;

BEGIN

Cond (back)



BEGIN

PROCESS (Resetn, Clock)

BEGIN

IF Resetn = '0' THEN

y ← A;

ELSIF (Clock 'EVENT AND Clock = '1') THEN

CASE y IS

WHEN A ⇒

IF w = '0' THEN

y ← C;

ELSE

y ← B;

ENDIF;

WHEN B ⇒

IF w = '0' THEN

y ← D;

ELSE y ← B;

ENDIF;

WHEN C ⇒

IF w = '0' THEN

y ← C;

ELSE y ← E;

ENDIF;

WHEN D ⇒

IF w = '0' THEN

y ← C;

ELSE y ← F;

ENDIF

Resign = wp  
Code = 10p

WHEN E ⇒

IF w = '0' THEN

y ← G;

ELSE y ← B;

ENDIF;

WHEN F ⇒

IF w = '0' THEN

y ← G;

ELSE y ← B;

ENDIF;

WHEN G ⇒

IF w = '0' THEN

y ← C;

ELSE y ← F;

ENDIF;

END CASE;

END IF;


END PROCESS;

z ← '1' WHEN y = F OR G

ELSE '0';

END BEHAVIOR;

4) WRITE THE VHDL CODE TO IMPLEMENT THE CIRCUIT



Resets

SOL:

```

ENTITY FF_circuit IS
  PORT ( w, x : in STD_LOGIC;
        clock, resets : in STD_LOGIC;
        z : out STD_LOGIC; )

```

```

END FF_circuit;

```

Architecture Behavior of FF\_circuit is -

signal s1, s2, s3, s4 : std\_logic;

```

BEGIN
  PROCESS (Resets, clock)
  BEGIN

```

```

    IF resets = '0' THEN
      s2 = '0' AND s4 = '0';

```

```

    ELSIF (clock'EVENT AND clock = '1') THEN

```

```

      s1 <= w AND x AND s2;

```

```

      s3 <= NOT s2 XOR w;

```

$z = s4 \text{ OR } w;$

```

      s4 <= s3;

```

```

    END PROCESS
    z <= s4 OR w;

```


```

  END IF;

```

SOLUTION 5

ENTRANCE = W




EXIT = X

w	x	p
0	0	0
0	1	1
1	0	1
1	1	0

p becomes "1" when entrance or exit signals come from the sensors.

This p signal will be used for generating the clock signal.


A clock is selected (lets select  $f_{clock} = 1 \text{ kHz}$  for example).



This signal will be used to clock the counter.

Design = 10p

If  $X = 1$  The counter counts down  
 If  $W = 1$  The counter counts up.



\* Library Dec;:

b) VHDL code

- use IEEE STD-WAVE-1164.ALL
- use IEEE STD-WAVE-ANALY.ALL
- use IEEE STD-WAVE-UNSIGNED.ALL

ENTITY CONTROL IS

GENERIC (MODULUS : INTEGER := 99);

PORT (W, X : IN STD-WAVE;

CLK, RSTEN : IN STD-WAVE;

OUT1 : OUT STD-WAVE);

END CONTROL

ARCHITECTURE Behavior OF CONTROL IS

SIGNAL P : STD-WAVE;

SIGNAL CLK : STD-WAVE;

SIGNAL COUNT : INTEGER RANGE 0 TO MODULUS-1;

BEGIN

CLK <= CLK AND P;

PROCESS (RSTEN, CLK, X, W, COUNT)

BEGIN

IF RSTEN = '0' THEN COUNT <= 0;

ELSIF (CLK'EVENT AND CLK = '1') THEN

IF X = '1' THEN

COUNT <= COUNT - 1;

ELSIF W = '1' THEN COUNT <= COUNT + 1;

IF COUNT >= MODULUS THEN OUT = '0';

ELSE OUT1 <= '1'

END IF;

END IF;

END PROCESS;

END BEHAVIOR;

code = 10p

\* Library IEEE;

\* Use IEEE STD-WIRE-1164.ALL

\* Use IEEE STD-WIRE-ARITH.ALL

\* Use IEEE STD-WIRE-UNSIGNED.ALL

b) VHDL code

ENTITY CONTROL IS

GENERIC (MODULUS : INTEGER := 99);

PORT (W, X : IN STD-WIRE;

clock, Resetn : IN STD-WIRE;

OUT1 : OUT STD-WIRE);

END CONTROL

Architecture Behavior of CONTROL IS

SIGNAL P : STD-WIRE;

SIGNAL CLK : STD-WIRE;

SIGNAL COUNT : INTEGER RANGE 0 TO modulus-1;

BEGIN

P <=

Code = 10p

CLK <= clock AND P;

PROCESS (Resetn, CLK, X, W, COUNT)

BEGIN

IF Resetn = '0' THEN COUNT <= 0;

ELSIF (CLK'EVENT AND CLK = '1') THEN

IF X = '1' THEN

COUNT <= COUNT - 1;

ELSIF W = '1' THEN COUNT <= COUNT + 1;

IF COUNT >= modulus THEN OUT = '0';

ELSE OUT1 <= '1'

ENDIF;

ENDIF;

END PROCESS;

END Behavior;

6 SOL6!

