

Q1

a) Signal Z, A, B, C, D : STD-logic
begin

$Z \leftarrow A \text{ AND } B ;$

$Z \leftarrow C \text{ AND } D ;$

b) Signal Z, A, B, C, D : STD-logic

begin

process (A, B, C, D)

begin


$Z \leftarrow A \text{ AND } B ;$

$Z \leftarrow C \text{ AND } D ;$


end process;

VHDL
Draw the corresponding
logic circuits to these VHDL
codes

SOL 1 :




(5p)



(5p)

- with T Flip Flops and combinational circuit
- Q2** a) Design a counter, ~~such that when~~ when $Resetn=0$ it should asynchronously returns to "00" state; when $Resetn=1$ it should count the sequence 00, 10, 01, 11, 00, 10... when $w=1$, and count the same sequence backward (i.e. 00, 11, 01 10, 00, 11...) when $w=0$.
- b) write the VHDL code for this Finite State Machine (FSM).



	Next		Q	
	$w=0$	$w=1$	$w=0$	$w=1$
A 00	11 D	10 C	A	A
B 01	10 C	11 D	B	B
C 10	00 A	01 B	C	C
D 11	01 B	00 A	D	P

counts (2)

$y_2 \ y_1$	$w=0$ $T_2 \ T_1$	$w=1$ $T_2 \ T_1$	Next z
0 0	1 1	1 0	
0 1	1 1	1 0	
1 0	1 0	1 1	
1 1	1 0	1 1	


(2) continued

$y_2 \ y_1$	T_2	00	01	11	10
0 0	1	1	1	1	1
0 1	1	1	1	1	1

$y_2 \ y_1$	T_1	00	01	11	10
0 0	1	1	0	0	0
0 1	0	0	1	1	1

$$T_2 = 1$$

$$T_1 = \bar{w}y_2 + w y_1$$



cont'd (3)

(3)

ENTITY counter IS

```
PORT ( clock, Resetn : IN STD-WIRE;
        w : IN STD-WIRE;
        z : OUT STD-WIRE (0 TO 1) );
```

continued

END Counter;

ARCHITECTURE Behavior OF counter IS

TYPE state-type IS (A, B, C, D);

SIGNAL y : state-type;

BEGIN

PROCESS (Resetn, clock)

BEGIN

IF Resetn = '0' THEN

y <= A;

ELSIF (clock'event AND clock = '1') THEN

CASE y IS

WHEN A =>

IF w = '0' THEN

y <= D;

ELSE

y <= B;

END IF;

10

WHEN B =>

IF w = '0' THEN

y <= A;

ELSIF

y <= C;

END IF;

WHEN C =>

cont(4)

WHEN C \Rightarrow
IF w='0' THEN
 $y \leftarrow B;$
ELSE
 $y \leftarrow D;$
ENDIF;

WHEN D \Rightarrow
IF w='0' THEN
 $y \leftarrow C;$
ELSE
 $y \leftarrow A;$
ENDIF;

END CASE;
ENDIF;
END PROCESS;


$z \leftarrow y;$
END Behavior;

SOLUTION

3

101
010

STATE DIAGRAM



四

$w = 00001011010110001010001110$

$y_2 y_1 y_0$	$w=0$ $y_2 y_1 y_0$	$w \neq 1$ $y_2 y_1 y_0$	z
A	C	B	0
B	D	B	0
C	C	E	0
D	C	F	0
E	G	B	0
F	G	B	1
G	C	F	1

Present

Next

Output

	$w=0$	$w=1$	Z
	$y_2 y_1 y_0$	$y_2 y_1 y_0$	$y_2 y_1 y_0$
1 9 A	0 0 0	0 1 0	0 0 1
2 10 B	0 0 1	0 1 1	0 0 1
3 11 C	0 1 0	0 1 0	1 0 0
4 12 D	0 1 1	0 1 0	1 0 1
5 13 E	1 0 0	1 1 0	0 0 1
6 14 F	1 0 1	1 1 0	0 0 1
7 15 G	1 1 0	0 1 0	1 0 1
8 16 H	1 1 1	---	---

	y_2			
$y_2 y_1$	$y_0 w$	00	01	11
00	01	0 ₁	0 ₂	0 ₂
01	0 ₃	1 ₁₁	1 ₁₂	0 ₉
11	0 ₇	1 ₁₅	- ₁₆	-8
10	1 ₅	0 ₁₃	0 ₄	1 ₆

	y_1			
$y_2 y_1$	$y_0 w$	00	01	10
00	1	0	0	1
01	1	0	0	1
11	1	0	-	-
10	1	0	0	1


$$Y_2 = Y_1 w + Y_2 \bar{y}_1 \bar{y}_0 w$$

	y_1			
$y_2 y_1$	$y_0 w$	00	01	11
00	0	1	1	1
01	0	0	1	0
11	0	0	-	-
10	0	1	1	0

$$Y_0 = \bar{y}_1 w + Y_0 w + \bar{y}_2 \bar{y}_1 y_0$$

	y_0			
$y_2 y_1$	$y_0 w$	00	01	10
00	0	0	0	0
10	0	1	-1	1

$$Z = Y_2 y_0 + Y_2 y_1$$



JHDL CODE

(From STATE Diagram)

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY seqdet IS
PORT (Clock, Resetn, w : IN STD_WIRE;
      z : OUT STD_WIRE);

```

OND seqdet
Anchitterung Behaviour of seqdet is
TYPE State-type is (A,B,C,D,E,F,G);
SIGNAL y : state-type;
BEGIN

BEGIN

PROCESS (Resetn, Clock)

BEGIN

IF Resetn = '0' THEN

y \leftarrow A;

ELSIF (Clock'event AND Clock = '1') THEN

CASE y IS

WHEN A \Rightarrow

IF w = '0' THEN

y \leftarrow C;

ELSE

y \leftarrow B;

END IF;

WHEN B \Rightarrow

IF w = '0' THEN

y \leftarrow D;

ELSE y \leftarrow B;

END IF;

WHEN C \Rightarrow

IF w = '0' THEN

y \leftarrow C;

ELSE y \leftarrow E;

END IF;

WHEN D \Rightarrow

IF w = '0' THEN

y \leftarrow C;

ELSE y \leftarrow F;

END IF

Design = WP
Code = 1Op

WHEN E \Rightarrow

IF w = '0' THEN

y \leftarrow G;

ELSE y \leftarrow B;

END IF;

WHEN F \Rightarrow

IF w = '0' THEN

y \leftarrow G;

ELSE y \leftarrow B;

END IF;

WHEN G \Rightarrow

IF w = '0' THEN

y \leftarrow C;

ELSE y \leftarrow F;

END IF;

END CASE;

END IF;


END PROCESS;

z \in '1' WHEN y = F OR G

ELSE '0';

END BEHAVIOR;

④ WRITE THE VHDL CODE TO IMPLEMENT THE CIRCUIT



SOL:

ENTITY FFcircuit IS
PORT (w, x : in STD-Wave;
clock, resetn : in STD-Wave;
z : out STD-Wave;)

END FFcircuit;

Architecture Behavior OF FFcircuit IS

signal s1, s2, s3, s4 : STD-Logic;

BEGIN s2, s3 : STD-Logic;
PROCESS (Resetn, clock)

BEGIN

IF Resetn = '0' THEN s2 = '0' AND s4 = '0';

ELSIF (clock'event AND clock = '1') THEN

s1 \leftarrow w AND x AND s2;

s3 \leftarrow NOT s2 XOR w;

z = s4 OR w;

s4 \leftarrow s3;


END PROCESS

z \leftarrow s4 OR w;

END IF;

Solution 5

ENTRANCE = w




EXIT = x

w	x	p
0	0	0
0	1	1
1	0	1
1	1	0

p becomes "1" when entrance or exit signals come from the sensors.
This p signal will be used for generating the clock signal.


A clock is selected (let's select $f_{clock} = 1 \text{ kHz}$ for example).



This signal will be used to clock the counter.

Design = 10p

If $x=1$ the counter counts down
If $w=1$ the counter counts up.



* Library IEEE;

* USE STD.TEXT-164.ALL

- USE STD.TEXT-ARITH.ALL

- USE STD.TEXT-UNSIGNED.ALL

b) VHDL code

ENTITY CONTROL IS

GENERIC (modulus : INTEGER := 99);

PORT (w, x : IN STD-WORD;

clock, Resetn : IN STD-WORD;

OUT1 : OUT STD-WORD);

END CONTROL;

Architecture Behavior of control is

SIGNAL P : STD-WORD;

SIGNAL CLK : STD-WORD;

SIGNAL COUNT : INTEGER RANGE 0 TO modulus-1;

BEGIN

P <= X;

Code = 10f

CLK <= CLOCK AND P;

PRWCEN (Resetn, CLK, X, w) count)

BEGIN

IF Resetn = '0' THEN COUNT <= 0;

ELSIF (CLK'EVENT AND CLK = '1') THEN

IF X = '1' THEN

COUNT <= COUNT - 1;

ELSIF W = '1' THEN COUNT <= COUNT + 1;

IF COUNT >= modulus THEN OUT = '0';

ELSE OUT1 <= '1';

END IF;

END IF;

END PROCESS;

END Behavior;

* Library IEEE;
* USE STD.TEXT-166.ALL
* USE STD.TEXT-ARITH.ALL
* USE STD.TEXT-UNSIGNED.ALL

b) VHDL code ENTITY CONTROL IS

GENERIC (modulus : INTEGER := 99);

PORT (w, x : IN STD-WORD;

clock, Resetn : IN STD-WORD;

out1 : OUT STD-WORD);

PWD CONTROL

Architecture Behavior of control is

SIGNAL P : STD-WORD;

SIGNAL CLK : STD-WORD;

SIGNAL COUNT : INTEGER RANGE 0 TO modulus-1;

BEGIN

P

Code = 10f

CLK <= CLOCK AND P;

PROCESS (Resetn, CLK, x, w) count)

BEGIN

IF Resetn='0' THEN COUNT <= 0;

ELSIF (CLK'EVENT AND CLK='1') THEN

IF X='1' THEN

COUNT <= COUNT-1;

ELSIF W='1' THEN COUNT <= COUNT+1;

IF COUNT >= modulus THEN OUT='0';

ELSE OUT1 <= '1';

END IF;

END IF;

PWD PROCESS;

PWD BEGIN;

⑥

SOL6!

