


① Design a priority encoder of four inputs (r_3, r_2, r_1, r_0) by using 2-to-1 multiplexers. r_3 having the highest priority and r_0 the lowest. Write the ^{behavioral} VHDL code of the circuit. (10p)

SOLUTION



r_3	r_2	r_1	r_0	f
1	X	X	X	r_3
0	1	X	X	r_2
0	0	1	X	r_1
0	0	0	1	r_0

ARCHITECTURE Behavior OF Priority IS 5P

```

SIGNAL: r: STD_LOGIC_VECTOR (0 TO 3);
SIGNAL: S: STD_LOGIC_VECTOR (0 TO 2);
PROCESS (r, S)
IF S(2)='1' THEN f <= R(3);
ELSEIF S(1)='1' THEN f <= R(2);
ELSEIF S(0)='1' THEN f <= R(1);
ELSE f <= R(0);
END IF;
END PROCESS;

```


② Design a shifter circuit which can shift a four-bit input vector, $W = w_3 w_2 w_1 w_0$, one bit position to the right when the control signal $Right = 1$, and one bit position to the left when $Left = 1$. When $Right = Left = 0$, the output of the circuit should be the same as input vector W . When $Right = Left = 1$ the output shall be resetted (i.e., all zeroes). A zero should come for the rightmost and leftmost bit for shift left and shift right respectively.

a) Design the circuit

b) Write the VHDL code.

(10p)

Solution:



S1	S0	Function
0	0	$f = W$
0	1	Shift LEFT
1	0	Shift RIGHT
1	1	Reset (all zero)

5

b)

entity SHIFTER IS

PORT (w : IN STD-WAVE-VECTOR (0 TO 3) ;

sel : IN STD-WAVE-VECTOR (1 DOWN TO 0) ;

f : OUT STD-WAVE) ;

END SHIFTER ;

5



ARCHITECTURE Structure OF SHIFTER IS

BEGIN

COMPONENT Fourtoone mux

PORT (W : IN STD-LOGIC-VECTOR (0 TO 3);
SEL : IN STD-LOGIC-VECTOR (1 DOWN TO 0);
f : OUT STD-LOGIC);

END Fourtoone mux;

SIGNAL: Low = '0';

MUX0 : PORTMAP Fourtoone mux ((Low, w(4), Low, w(0)), SEL, f(0));


MUX1 : PORTMAP Fourtoone mux ((Low, w(2), w(0), w(1)), SEL, f(1));

MUX2 : PORTMAP Fourtoone mux ((Low, w(3), w(1), w(2)), SEL, f(2));

MUX3 : PORTMAP Fourtoone mux ((Low, Low, w(2), w(3)), SEL, f(3));

END STRUCTURE;

3



- a) What do you think that the circuit is performing?
Explain
- b) Write the VHDL code for the circuit using the counter and the multiplexer as components (assume these components were given, use them in the main code only).

SOLUTION:

- a) This circuit converts 8 bit parallel data into 8-bit serial data. At each clock cycle the counter advances 1 step. The outputs of the counter are used as select inputs of the multiplexer. When counter advances, each input of Data is connected to the output in a sequence one after another at each clock cycle. (10p)

b)



ENTITY parserconverter IS

```
PORT ( clock : IN STD_LOGIC;  
      Data : IN STD_LOGIC_VECTOR ( 0 TO 7 );  
      f : out STD_LOGIC );
```

END parserconverter;

ARCHITECTURE Structure OF parserconverter IS
BEGIN

COMPONENT MUX8TO1

```
PORT ( Data : IN STD_LOGIC_VECTOR ( 0 TO 7 );  
      Sel : IN STD_LOGIC_VECTOR ( 2 DOWN TO 0 );  
      f : out STD_LOGIC );
```

END COMPONENT;

COMPONENT UP_COUNTOR

```
PORT ( clock : IN STD_LOGIC;  
      count : out STD_LOGIC_VECTOR ( 2 DOWN TO 0 ));
```

END COMPONENT;

SIGNAL sel : STD_LOGIC_VECTOR (2 DOWN TO 0);


select : UP_COUNTOR PORTMAP (clock, sel);

signal : MUX8TO1 PORTMAP (Data, sel, f);

END structure;

(10p)


- ④ Design a circuit that determines the even parity condition (even number of 1's) in a byte (8-bit input). The output z becomes 1 and a LED lamp is turned on after 8-bit is count. and the even parity condition is detected. (30p)



- Design the FSM to detect the even number of the bits ($b_0 \dots b_7$) in the loaded byte into the parallel load shift-right register.
- Write the VHDL codes for the shift register, the 3-bit binary up-counter, a 2-to-1 mux, and a D FF as components.
- Write the main VHDL code for the circuit to implement the functionality required, using the components in the main code.

SOLUTION

(a)



2P

Print	Next		z
	w=0	w=1	
A	A	B	1
B	B	A	0


Print y	Next		z
	w=0 Y	w=1 Y	
0	0	1	1
1	1	0	0

3P

y	w	
	0	1
0	0	1
1	1	0

$$Y = \bar{w}y + w\bar{y} = w \oplus y$$

$$z = \bar{y}$$



3P

4b)

ENTITY shifter IS

```

PORT ( Clock, Load : STD_Logic;
      Data          : IN  STD_Logic_VECTOR (7 DOWN TO 0);
      Q             : BUFFER STD_Logic_VECTOR (7 DOWN TO 0));
END shifter;

```

ARCHITECTURE Behavior OF shifter IS

SIGNAL Q : LOW : IN STD_Logic;

BEGIN

PROCESS (Clock, Load, Data) -

BEGIN

LOW = '0';

IF Load = '1' THEN

Q ← Data;

ELSEIF (Clock'EVENT AND Clock = '1') THEN

SHIFT; FOR i IN 6 DOWN TO 0 LOOP

Q(i) ← Q(i+1)

END LOOP;

Q(7) ← LOW;

END IF;

END PROCESS;

END Behavior;

Q(6) ← Q(7) ← 0

Q(5) ← Q(6)

Q(4) ← Q(5)

Q(3) ← Q(4)

Q(2) ← Q(3)

Q(1) ← Q(2)

Q(0) ← Q(1)

4x

ENTITY Counter IS

PORT (Clear, Clock : IN STD_Logic;

C : OUT STD_Logic_VECTOR (2 DOWN TO 0));

END Counter;

ARCHITECTURE Behavior OF Counter IS

SIGNAL Count : STD_Logic_VECTOR (2 DOWN TO 0);

PROCESS (Clock, Clear)

BEGIN

IF Clear = '0' THEN

Count ← "000";

ELSEIF (Clock'EVENT AND Clock = '1') THEN →

4/2

2x


```
Count ← Count+1 ;
```

```
END IF ;
```

```
END PROCESS
```

```
    C ← COUNT ;
```

```
END Behavior ;
```

```
ENTITY mux 2 to 1 IS
```

```
  PORT ( S : IN STD-LOGIC
```

```
        W : IN STD-LOGIC-VECTOR (0 TO 1) ;
```

```
        f : OUT STD-LOGIC) ;
```

```
END mux 2 to 1 ;
```

```
ARCHITECTURE Behavior OF mux 2 to 1 IS
```

```
  BEGIN
```

```
  PROCESS (S, W)
```

```
  BEGIN
```

```
  IF S = '0' THEN
```

```
    f ← W(0) ;
```

```
  ELSE f ← W(1) ;
```

```
  END IF ;
```

```
  END PROCESS ;
```

```
  END Behavior ;
```

```
ENTITY DFF IS
```

```
  PORT ( D, clock : IN STD-LOGIC ;
```

```
        Q : OUT STD-LOGIC) ;
```

```
END DFF ;
```

```
ARCHITECTURE Behavior OF DFF IS
```

```
  BEGIN
```

```
  PROCESS (clock)
```

```
  BEGIN
```

```
  IF clock'event AND clock = '1' THEN
```

```
    Q ← D ;
```

```
  END IF ;
```

```
  END PROCESS ; END Behavior ;
```

4c) MAIN CODE

②

```
ENTITY MAIN IS
  PORT (Load, Clock : IN STD-WHC;
        Data          : IN STD-WHC-VECTOR (7 DOWN TO 0);
        Ledn         : OUT STD-WHC);
END MAIN;
```

②

```
ARCHITECTURE Structure OF MAIN IS
  SIGNAL: Sel1; Fsmout2, W3, muxout4, Z5, Clear; STD-WHC;
  SIGNAL: cout6 : STD-WHC-VECTOR (2 DOWN TO 0);
```

COMPONENT ShiftR

```
PORT (Clock, Load; LOW: IN STD-WHC;
      Data          : IN STD-WHC-VECTOR (7 DOWN TO 0);
      Q             : BUFFER STD-WHC-VECTOR (7 DOWN TO 0));
```

END COMPONENT;

COMPONENT Counter

```
PORT (Clear, Clock : IN STD-WHC;
      C             : OUT STD-WHC-VECTOR (2 DOWN TO 0));
```

END COMPONENT

COMPONENT mux2 to 1

```
PORT (S : IN STD-WHC;
      W : IN STD-WHC-VECTOR (0 TO 1);
      f : OUT STD-WHC);
```

END COMPONENT

COMPONENT DFF

```
PORT (D, Clock : IN STD-WHC;
      Z         : OUT STD-WHC);
```

END COMPONENT

TYPE STATE-TYPE (A, B)

SIGNAL y : STATE-TYPE;

BEGIN

Sel \leftarrow cout(2) AND cout(1) AND cout(0);

Clear \leftarrow NOT Load; (Clear is used for Reset
in the FSM)

$w \in \mathbb{Q}(7)$;

Count: counter PORTMAP (Clear, Clock, Count);

Shift: shiftR PORTMAP (Clock, Load, Data, Q);

Mux: mux2to1 PORTMAP (Sel, w, Fsmout, muxout);

DFlip: DFF PORTMAP (muxout, Clock, Z);

Fsm: PROCESS (Clock, w, clear) → as Reset input

BEGIN

IF clear = '0' THEN

$y \leftarrow A$;

ELSE (Clock'EVENT AND Clock = '1') THEN

Case y is

When A ⇒

IF w = '1' THEN $y \leftarrow B$;

ELSE $y \leftarrow A$;

ENDIF;

When B ⇒

IF w = '1' THEN $y \leftarrow A$;

ELSE $y \leftarrow B$;

ENDIF;

ENDCASE;

END PROCESS;


$z \leftarrow '1'$ when $y = A$ ELSE '0';

* ← Moore machine

Ledn $\leftarrow z$;

END Behavior;

- 5) Derive the state table for the circuit given below. What sequence of input values on wire w is detected by this circuit? Explain. (15P)



SOLUTION

$$Y_0 = (y_0 + y_1) \cdot w$$

$$Y_1 = (y_0' + y_1') \cdot w$$

$$Z = y_0 \cdot y_1'$$

3

There are 2 FFs.

So the system can have at most 4 states.

It is a MOORE type machine.
The output is not a function of the input (w).

State Assigned Table

Present States $y_1 y_0$	Next States		output z
	$w=0$ $y_1 y_0$	$w=1$ $y_1 y_0$	
0 0	0 0	1 0	0
0 1	0 0	1 1	1
1 0	0 0	1 1	0
1 1	0 0	0 1	0

3

$Y_0 = y_{0w} + y_{1w}$

$z = \bar{y}_1 y_0$

$Y_1 = \bar{y}_0 w + \bar{y}_1 w$


State Table

- A = 00
- B = 01
- C = 10
- D = 11

Present State	Next State		output z
	$w=0$	$w=1$	
A	A	C	0
B	A	D	1
C	A	D	0
D	A	B	0

3

State Diagram:




3

3

The output becomes 1 when 3 1's come one after another then it becomes 0 at the odd number of inputs, i.e. 5, 7, 9, 11 etc.

- ⑥ Design a counter that counts 0, 1, 2, 3 (up) when $w=1$, and 3, 2, 1, 0 (down) when $w=0$. Write down the VHDL codes for the circuit. (15p)

State Diagram



present $y_1 y_0$	next		Count z
	$w=0$ $Y_1 Y_0$	$w=1$ $Y_1 Y_0$	
A	D	B	0
B	A	C	1
C	B	D	2
D	C	A	3

State Table

Present $y_1 y_0$	Next		z
	$w=0$ $Y_1 Y_0$	$w=1$ $Y_1 Y_0$	
0 0	1 1	0 1	0
0 1	0 0	1 0	1
1 0	0 1	1 1	2
1 1	1 0	0 0	3

State assigned Table

y_1	w	$y_1 y_0$			
		00	01	11	10
0	0	1	0	1	0
1	0	0	1	0	1


$$Y_1 = w \oplus y_1 \oplus y_0$$

y_0	$y_1 y_0$			
	00	01	11	10
0	1	0	0	1
1	1	0	0	1

$$Y_0 = \bar{y}_0$$

6/1





CNTITY Counter IS

PORT (clock, w : IN STD-Waic ;

Count : OUT STD-logic-VECTOR (1 DOWN TO 0) ;

END Counter ;

ARCHITECTURE Behavior OF counter IS

TYPE state - type IS (A, B, C, D) ;

SIGNAL y : state - type ;

SIGNAL Q : Standard-logic-vector (1 DOWN TO 0) ;

PROCESS (clock)

BEGIN

Case y IS

WHEN A =>

IF w = '0' THEN y <= D ;

ELSE y <= B ;

END IF ;

WHEN B =>

IF w = '0' THEN y <= A ;

ELSE y <= C ;

END IF ;

when c =>

IF w='0' THEN y <- B;

ELSE y <- D;

ENDIF;

when D =>

IF w='0' THEN y <- C;

ELSE y <- A;

ENDIF;

END CASE;

END PROCESS;

State
machine

Process (clock)

BEGIN

CASE y IS

when => A

Q = "00",

when => B

Q = "01";

when => C

Q = "10"

when => (ELSE OTHERS),

Q = "11"

END CASE;

END PROCESS;

Count <- Q;

END Behavior;

Counting

7