


① Design a priority encoder of four inputs ( $r_3, r_2, r_1, r_0$ ) by using 2-to-1 multiplexers.  $r_3$  having the highest priority and  $r_0$  the lowest. Write the behavioral VHDL code of the circuit. (10p)

### SOLUTION



$r_3$	$r_2$	$r_1$	$r_0$	$f$
1	X	X	X	$r_3$
0	1	X	X	$r_2$
0	0	1	X	$r_1$
0	0	0	1	$r_0$

ARCHITECTURE Behavior of Priority is 5P  
SIGNAL:  $r$ : STD-LOGIC-VECTOR (0 TO 3);

SIGNAL:  $s$ : STD-WORD-VECTOR (0 TO 12);

PROCESS ( $r, s$ )

IF  $s(2) = '1'$  THEN  $f \leftarrow r(3)$ ;

ELSIF  $s(1) = '1'$  THEN  $f \leftarrow r(2)$ ;

ELSIF  $s(0) = '1'$  THEN  $f \leftarrow r(1)$ ;

ELSE  $f \leftarrow r(0)$ ;

END IF;

END PROCESS;


② Design a shifter circuit which can shift a four-bit input vector,  $W = w_3 w_2 w_1 w_0$ , one bit position to the right when the control signal Right = 1, and one bit position to the left when Left = 1. When Right = Left = 0, the output of the circuit should be the same as input vector W. When Right = Left = 1 the output shall be resetted (i.e., all zeros). A zero should come for the rightmost and leftmost bit for shift left and shift right respectively.

a) Design the circuit

b) Write the VHDL code.

(10p)

Solution:



S1	S0	Function
0	0	$f = W$
0	1	Shift LEFT
1	0	Shift RIGHT
1	1	Reset (all zeros)

⑤

b) entity SHIFTER is

```

  port( w : in STD-Wave-Vector(0 to 3);
        sel : in STD-Wave-Vector(1 down to 0);
        f : out STD-Wave);
  end SHIFTER;

```

⑤



Architecture Structure of shifter is

Begin

Component Fourto one mux

Port ( W : IN STD-Logic-VARIANT (0 TO 3);  
Sel : IN STD-Logic-VARIANT (1 DOWN TO 0);  
f : OUT STD-Logic )

END Function one mux;

SIGNAL: Low = '0';

Mux0 : PORTMAP FourToOneMux ((Low, w(0), Low, w(0)), SEL, f(0));


Mux1 : PORTMAP FourToOneMux ((Low, w(2), w(0), w(1)), SEL, f(1));

Mux2 : PORTMAP FourToOneMux ((Low, w(3), w(1), w(2)), SEL, f(2));

Mux3 : PORTMAP FourToOneMux ((Low, Low, w(2), w(3)), SEL, f(3));

END STRUCTURE;

(3)



- a) What do you think that the circuit is performing?  
 Explain
- b) Write the VHDL code for the circuit using the counter and the multiplexer as components (assume these components were given), use them in the main code only).

SOLUTION:

- a) This circuit converts 8 bit parallel data into 8-bit serial data. At each clock cycle the counter advances 1 step. The outputs of the counter are used as select inputs of the multiplexer. When counter advances, each input of Data is connected to the output in a sequence one after another at each clock cycle (10p)

b)



```
ENTITY parserconverter IS
PORT ( clock : IN STD-WIRE;
       Data : IN STD-WIRE-VECTOR(0 TO 7);
       f : OUT STD-WIRE );
END Parserconverter;
```

ARCHITECTURE Structure OF Parserconverter IS

BEGIN

COMPONENT mux8to1

```
PORT ( Data : IN STD-WIRE-VECTOR(0 TO 7);
       Sel : IN STD-WIRE-VECTOR(2 DOWN TO 0);
       of : OUT STD-WIRE );
END COMPONENT;
```

```
END COMPONENT;
```

COMPONENT upCOUNTER

```
PORT ( clock : IN STD-WIRE );
       count : OUT STD-WIRE-VECTOR(2 DOWN TO 0);
END COMPONENT;
```

```
COMPONENT downCOUNTER
```

```
SIGNAL sel2 : STD-WIRE-VECTOR(2 DOWN TO 0);
```


Select: upCOUNTER PORTMAP (clock, sel);

Serial: mux8to1 PORTMAP (Data, sel2, f))

```
END STRUCTURE;
```

(10P)


④ Design a circuit that determines the even parity condition (even number of 1's) in a byte (8-bit input). The output  $z$  becomes 1 and a LED lamp is turned on after 8-bit is count. and the even parity condition is detected. (30P)



- Design the FSM to detect the even number of the bits ( $b_0 \dots b_7$ ) in the loaded byte into the parallel load shift-right register.
- Write the VHDL codes for the shift register, the 3-bit binary up-counter, a 2-to-1 mux and a D FF as components.
- Write the main <sup>VHDL</sup> code for the circuit to implement the functionality required, using the components in the main code.

SOLUTION

(a)



Point	next	$w=0$	$w=1$	t
A	A	B	A	1
B	B	A	A	0


Point	$w=0$	next	$w=1$	z
0	0	1	1	1
1	1	0	0	0

(BP)

y	$w=0$	1
0	0	1
1	1	0

$$Y = \bar{w}y + w\bar{y} = w \oplus y$$

$$z = \bar{y}$$



(BP)

4/1



4b)

ENTITY shifter IS

PORT (Clock, Load : STD-WORD;

Data :

IN STD-WIRE-VECTOR( #DOWN TO 0);

Q :

BUFFER STD-WIRE-VECTOR( #DOWN TO 0));

END shifter;

ARCHITECTURE Behavior OF shifter IS

SIGNAL Q : LOW : IN STD-WIRE;

BEGIN

PROCESS (Clock, Load, Data) -

BEGIN

LOW = '0';

IF Load = '1' THEN

Q ← Data ;

ELSIF (Clock'EVENT AND clock = '1') THEN

SHIFT; FOR i IN 6 DOWN TO 0 LOOP

Q(i)'← Q(i+1)

Q(6)'← Q(7)' → 0

END LOOP ;

Q(5)'← Q(6)'

Q(4)'← Q(5)'

Q(4)'← Q(5)'

END IF ;

Q(3)'← Q(2)'

END PROCESS ;

Q(2)'← Q(1)'

END Behavior;

Q(1)'← Q(0)'

ENTITY counter IS

PORT ( Clear, Clock : IN STD-WIRE;

C

: OUT STD-WIRE-VECTOR( 2 DOWN TO 0));

END counter;

ARCHITECTURE Behavior OF counter IS

SIGNAL Count : STD-WIRE-VECTOR( 2 DOWN TO 0);

BEGIN

IF Clear = '0' THEN

Count <= "000";

ELSIF (Clock'EVENT AND clock = '1') THEN → 4/2

Count <= Count + 1 ;

END IF ;

END PROCESS

C <= COUNT ;

END Behavior ;

---

ENTITY mux2to1 IS

PORT ( S : IN STD-WORC

W : IN STD-WORC\_VECTOR(0 TO 1) ;

f : OUT STD-WORC ) ;

END mux2to1 ;

ARCHITECTURE Behavior OF mux2to1 IS

BEGIN

PROCESS (S, W)

BEGIN

IF S = '0' THEN

f <= w(0) ;

ELSE f <= w(1) ;

END IF ;

END Process ;

END Behavior ;

---

ENTITY D\_FF IS

PORT (D, clock : IN STD-WORC ;

Q : OUT STD-WORC ) ;

END D\_FF ;

ARCHITECTURE Behavior OF D\_FF IS

BEGIN

PROCESS (clock)

BEGIN

IF clock'event AND clock = '1' THEN

Q <= D ;

END IF ;

END Process ; END Behavior ;

#### 4c) MAIN CODE

(2)

```
ENTITY MAIN IS
PORT (Load, Clock : IN STD-WIRE;
       Data      : IN STD-WIRE-VECTOR(7 DOWN TO 0);
       Ledn     : OUT STD-WIRE);
END MAIN;
```

(2)

ARCHITECTURE Structure OF MAIN IS

SIGNAL: 1 Sel; 2 fsmout, 3 w, 4 muxout, 5 z, 6 clear: STD-WIRE;

SIGNAL: cout: STD-WIRE-VECTOR (2 DOWN TO 0);

#### COMPONENT Shift R

```
PORT (Clock, Load ; Load: IN STD-WIRE;
       Data      : IN STD-WIRE-VECTOR(7 DOWN TO 0);
       Q         : BUFFER STD-WIRE-VECTOR(7 DOWN TO 0));
```

END COMPONENT;

#### COMPONENT Counter

```
PORT (Clear, Clock : IN STD-WIRE;
       C          : OUT STD-WIRE-VECTOR(2 DOWN TO 0));
```

END COMPONENT

#### COMPONENT mux2to1

PORT ( s : IN STD-WIRE;
 w : IN STD-WIRE-VECTOR(0 TO 1);
 f : OUT STD-WIRE);

END COMPONENT

#### COMPONENT DFF

```
PORT ( D, Clock : IN STD-WIRE;
        Z          : OUT STD-WIRE);
```

END COMPONENT

#### TYPE STATE-TYPE (A, B)

SIGNAL y : STATE-TYPE;

BEGIN

Sel  $\leftarrow$  cout(2) AND cout(1) AND cout(0);

Clear  $\leftarrow$  NOT Load; (Clear is used for Reset in the FSM)

$w \in Q(7)$ ;

Count: counter PortMAP ( Clear, Clock , Cout);

Shift: shiftR PortMAP ( Clock, Load, Data,  $Q$  );

Mux: mux2to1 PortMAP ( Sel, w, Fsmout, muxout);

DFlip: DFF PortMAP ( muxout , Clock, z ) ;

Fsm: Proc (Clock, w, Clear)

BEGIN

IF Clear = '0' THEN

$y \leftarrow A$ ;

ELSE (clock'event AND clock = '1') THEN

Case y is

When A  $\Rightarrow$

IF w = '1' THEN  $y \leftarrow B$ ;

ELSE  $y \leftarrow A$ ;

END IF;

When B  $\Rightarrow$

IF w = '1' THEN  $y \leftarrow A$ ;

ELSE  $y \leftarrow B$ ;

END IF;

END CASE;

END Process;


$z \leftarrow 1'$  when  $y = A$  ELSE '0' ;

\* Mooro machine

Ledn  $\leftarrow z$ ;

END Behavior;

⑤ Derive the state table for the circuit given below. What sequence of input values on wire  $w$  is detected by this circuit? Explain. (15p)



1 - 10
2 - 10
3 - 20
4 - 30
5 - 15
6 - 15

### SOLUTION

$$Y_0 = (y_0 + y_1) \cdot w$$

$$Y_1 = (\bar{y}_0 + \bar{y}_1) \cdot w$$

$$z = y_0 \bar{y}_1$$

(3)

There are 2 FFs.  
So the system can have  
at most 4 states.

It's a MOORE type machine.  
The output is not a function  
of the input ( $w$ ).



# State Assigned Table

<u>Present States</u>	Next States				Output $z$
	$w=0$		$w=1$		
$y_1 y_0$	$y_1 y_0$	$y_1 y_0$	$y_1 y_0$	$y_1 y_0$	
00	0 0	1 0	1 0	0	0
01	0 0	1 1	1 1	1	1
10	0 0	1 1	1 1	0	0
11	0 0	0 1	0 1	0	0

(3)

$$y_0 = y_0 w + y_1 w$$

$$z = \bar{y}_1 y_0$$

$$y_1 = \bar{y}_0 w + \bar{y}_1 w$$


$$\begin{aligned} A &= 00 \\ B &= 01 \\ C &= 10 \\ D &= 11 \end{aligned}$$

# State Table

Present State	Next State		Output $z$
	$w=0$	$w=1$	
A	A	C	0
B	A	D	1
C	A	D	0
D	A	B	0

(3)

State Diagram:




(3)

(3)

The output becomes 1 when 3 1's come one after another. Then it becomes 1 at the odd number of inputs, i.e., 5, 7, 9, 11 etc.

- ⑥ Design a counter that counts 0, 1, 2, 3 (up) when  $w=1$ , and 3, 2, 1, 0 (down) when  $w=0$ . Write down the VHDL codes for the circuit. (15p)

State Diagram



present $y_1 y_0$	next		Count $z$
	$w=0$ $y_1 y_0$	$w=1$ $y_1 y_0$	
A	D	B	0
B	A	C	1
C	B	D	2
D	C	A	3

State Table

Present $y_1 y_0$	Next +		$z$
	$w=0$ $y_1 y_0$	$w=1$ $y_1 y_0$	
0 0	1 1	0 1	0
0 1	0 0	1 0	1
1 0	0 1	1 1	2
1 1	1 0	0 0	3

②

State assigned Table

$y_1$	$w$	$y_1 y_0$			
		00	01	1d	10
0	0	1	0	1	0
	1	0	1	0	1


$$y_1 = w \oplus y_1 \oplus y_0$$

$y_0$	$y_1 y_0$			
	00	01	11	10
0	1	0	0	1
	1	0	0	1

$$y_0 = \bar{y}_0$$

6/1





UNITY counter IS

PORT (clock, w : IN STD-WIRE ;

Count : OUT STD-LOGIC-VECTOR (1 DOWN TO 0));

END counter;

ARCHITECTURE Behavior OF counter IS

TYPE state-type IS (A, B, C, D);

SIGNAL y : state-type;

SIGNAL Q : Standard-logic-vector (1 DOWN TO 0);

PROCESS (clock)

BEGIN

Case y IS

WHEN A =>

IF w='0' THEN y <= D ;

ELSE y <= B ;

END IF ;

WHEN B =>

IF w='0' THEN y <= A ;

ELSE y <= C ;

ENDIF ;

when  $c \Rightarrow$

IF  $w=0$  THEN  $y \in B$ ;

ELSE  $y \in D$ ;

ENDIF;

when  $n \Rightarrow$

IF  $w=0$  THEN  $y \in c$ ;

ELSE  $y \in A$ ;

ENDIF;

END CASE;

END PROCESS;

} State  
Machine

PROCESS (clock)

BEGIN

CASE  $y$  IS

When  $\Rightarrow A$

$Q = "00"$ ,

When  $\Rightarrow B$

$Q = "01"$ ;

When  $\Rightarrow C$

$Q = "10"$

When  $\Rightarrow$  (options)

$Q = "11"$

END CASE;

END PROCESS;

Count  $\in Q$ ;

END Behavior;

} Counting

⑦