

## SOLUTION SET

(1)

- ① Write the VHDL code for a circuit that routes the maximal value of three input signals (a, b, c) to the output (f). Write only the ARCHITECTURE portion of the code.  
(15p)

SOL:

ARCHITECTURE Behavior OF maximal IS

BEGIN

PROCESS (a, b, c)

(2)

if (a > b) then

if (a > c) then

max ← a ;

else

max ← c ;

end if ;

(13)

else

if (b > c) then

max ← b ;

else

max ← c ;

end if ;

end if ;

end process ;


end behavior ;

Fresnel-Kirchhoff diffraction of spherical waves by a circular aperture," J. Opt. Soc. Am. A 11, 774-778 (1994).

- 15. In the case of the plane-wave results, recall that the incident field has already been scaled before taking the source point to infinity, so it is necessary to divide the potential given in Eq. (3.20), for example, by only  $\exp(iku \cdot r_0)$ , and this means that the phase factor now becomes

$\exp(ik2z_0)$ . The same is true of Eq. (4.4), and these results are in keeping with Eqs. (5.1) and (5.3). For the focused field,  $\exp(-ik|r_0 - r_s|)/(4\pi|r_0 - r_s|)$  is to be divided out for points well before the focal plane; the phase conjugate is to be used far beyond the focal plane; the phase is small near the focus, so there is nothing to be gained there in this way.

SOL (2) Since we should detect 2 consecutive 1's in the clock signal and produce a 1 at the next clock cycle we need 2 FFs



when the previous and the current w value is 1 then we can declare that we have 2 1's coming after another.

So we need an AND circuit between the FFs.

NO

Sol 2 continued -

The VHDL code for the circuit, using Flip Flops as Components;

USE WORK COMPONENTS, ALL;  
ENTITY COUNTING1 IS

PORT (clock, Resetn, w : IN STD-LOGIC;  
z : OUT STD-LOGIC);

ARCHITECTURE Structure OF COUNTING1 IS

SIGNAL y : STD-LOGIC;  
SIGNAL Q1 : STD-LOGIC;

Flip flop 1: flip flop PORTMAP(w, Resetn, clock, Q1);

Flip flop 2: flip flop PORTMAP(y, Resetn, clock, z);

y = Q1 AND w;

7.5

END Structure;

The D-FLIP FLOP is used as component in the code:-

COMPONENT flip flop

2.5

ENTITY flip flop IS

PORT (D, Resetn, clock : IN STD-LOGIC;  
Q : OUT STD-LOGIC);

END flip flop;

ARCHITECTURE Behavior OF flip flop IS

BEHAV

PROCESS (Resetn, clock)

BEGIN

IF Resetn = '0' THEN Q <= '0';

ELSIF (clock'EVENT and CLOCK = '1') THEN

Q <= D;


END IF;

END PROCESS;

END Behavior;

|        |      |           |   |   |    |    |       |       |
|--------|------|-----------|---|---|----|----|-------|-------|
| Yilmaz | AVCI | 200514005 | 1 | 0 | 38 | 17 | 34,75 | 47,90 |
|        |      |           |   |   |    |    | 31,58 | 43,53 |

Prob 4)  
 Question 3  
 in the exam



5p

a) This circuit produces a sequence of 1000 and shifts "1" in the sequence at each clock cycle. i.e. in the first clock cycle 1000, then 0100, then 0010, then 0001 and again with 1000. It clears the output when CLR=1.

- Explain what the circuit gives does.
- Write the VHDL code implementing the circuit. Inputs are clear, clock, En. Outputs are T0, T1, T2, T3. Design the code such that up-counter and 2-to-4 decoder are used as components in the code. First write the VHDL code for the components in a package. Then use these components in the main code by a package implementation.

SOL: First write the VHDL codes for the components in a package:

```

ENTITY upcounter IS
  PORT ( clock, clear ; IN STD-LOGIC ;
        Q ; OUT STD-LOGIC-VECTOR (1 DOWNTO 0))
END upcounter ;

```

ARCHITECTURE Behavior of upcounter IS

```

BEGIN
  PROCESS (clock)
  BEGIN

```

2.5p

```

IF (ClockEvent AND Clock = '1') THEN
  IF Clear = '1' THEN
    Q <= "00";
  ELSE
    Q <= Q + '1';
  END IF;
END IF;
END PROCESS;
END Behavior;

```

ENTITY Dec2to4 IS

```

PORT ( w : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      En : IN STD_LOGIC;
      y : OUT STD_LOGIC_VECTOR (0 TO 3));
END Dec2to4;

```

ARCHITECTURE Behavior OF Dec2to4 IS

```


BEGIN
PROCESS (w, En)


```

208

```

BEGIN
  IF En = '1' THEN
    CASE w IS
      WHEN "00" => y <= "1000";
      WHEN "01" => y <= "0100";
      WHEN "10" => y <= "0010";
      WHEN OTHERS => y <= "0001";
    END CASE;
  ELSE
    y <= "0000"; (i.e. if En = 0)
  END IF;
END PROCESS;

```

Now declare these components in a Package:

(8)

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
PACKAGE components IS
```

```
COMPONENT upcounter
```

```
PORT ( clock, clear : IN std_logic;  
       : OUT std_logic_vector(1 DOWN TO 0));
```

```
END COMPONENT;
```

```
COMPONENT Dec 2 to 4
```

```
PORT ( w : IN std_logic_vector(1 DOWN TO 0);  
       en : IN std_logic;  
       y : OUT std_logic_vector(0 TO 3));
```

```
END COMPONENT;
```

```
END components;
```

207

Now the main program:

75

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
USE work.components.all;  
ENTITY main IS
```

```
PORT ( clock, clear, en : IN std_logic;  
       T : OUT std_logic_vector(0 TO 3));
```

```
END main;
```

ARCHITECTURE Structure OF main IS

```
SIGNAL : count : std_logic_vector(1 DOWN TO 0);
```

```
BEGIN
```


```
Counter : upcounter PORT MAP (clock, clear, count);
```



Exam Question 4. (15p)

Write the behavioral VHDL code for an T flip flop. with an asynchronous reset.

SOL:



```
ENTITY TFF IS
  PORT ( T, clock, Resetn : IN STD-LOGIC;
        Q : OUT STD-LOGIC);
```

(2)

END TFF;

ARCHITECTURE Behavior OF TFF IS

(Note: Behavior)

BEGIN

PROCESS (clock, Resetn)

BEGIN

IF Resetn = '0' THEN

Q <= '0';

Note: Asynchronous Reset

(3)

ELSEIF (clock'EVENT AND clock = '1') THEN

IF T = '1' THEN

Q <= NOT Q;

ELSE

Q <= Q;

END IF;

END IF;

END PROCESS;

END Behavior

(10)




\* Exam Question 6 20p (4-bit)  
 a) Design a universal shift register with load and clear capability by using D FFs and 4-to-1 multiplexers.

| S1 | S0 | Function        |
|----|----|-----------------|
| 0  | 0  | Load Registers  |
| 0  | 1  | Shift Right     |
| 1  | 0  | Shift Left      |
| 1  | 1  | Load 0 ("0000") |

b) Write the VHDL code to implement this circuit on an FPGA. (Structural code)

SOL:


a) (10p)



b) The VHDL code (structural)

(14)

First lets configure a mux with a D FF as a subcircuit: (component)



```

ENTITY muxDIFF IS
  PORT ( D : IN STD_LOGIC_VECTOR(0 TO 3);
         Clock, sel : IN STD_LOGIC ;
         Q : OUT STD_LOGIC);
END muxDIFF

```

ARCHITECTURE Behavior OF muxDIFF IS

```

BEGIN
  PROCESS (sel, clock)
  BEGIN
    WAIT UNTIL clock'EVENT AND clock = '1';
    WITH sel SELECT
      Q <= D0 WHEN "00",
           D1 WHEN "01",
           D2 WHEN "10",
           D3 WHEN OTHERS;
  END PROCESS
END BEHAVIOR

```

(Note: Behavior)

MAIN CODE USING muxDIFF as COMPONENTS:

```

ENTITY UniversalReg IS
  PORT ( clock, w : IN STD_LOGIC ;
        R : IN STD_LOGIC_VECTOR(3 DOWN TO 0);
        sel : IN STD_LOGIC_VECTOR(1 DOWN TO 0);
        Q : BUFFER STD_LOGIC_VECTOR(0 TO 3);
        reg_out : OUT STD_LOGIC);
END UniversalReg

```

# ICEAA '09

- HOME
- GENERAL INFORMATION
- CALL FOR PAPERS
- DEADLINES
- TOPICS
- ABSTRACT SUBMISSION
  - Closed
- ICEAA AWARD
- FINAL PAPER SUBMISSION
- FINAL PROGRAM
- SHORT COURSES
- REGISTRATION
- CONFERENCE SECRETARIAT
- CONFERENCE VENUE
- EXHIBITORS
- COMMITTEES
- HOTEL & TOURISTIC INFO
- SYMPOSIUM TOURS
- CONFERENCE BANQUET
  - ICEAA '07 GALLERY
  - ICEAA '05 GALLERY
  - ICEAA '03 GALLERY
- CONTACT
- STAFF ONLY

Program (clock, sel)  
 BEGIN  
 WRT UNTL CLK' GWT AND CLK = '1';  
 CASE sel IS  
 WHEN "00" => layout ← R(0);  
 WHEN "01" => layout ← R(1);  
 WHEN "10" => layout ← R(2);  
 WHEN "11" => layout ← R(3);  
 WHEN OTHERS => report ← R(0);  
 END CASE;  
 END PROCES

Stage 0: muxdiff portmp (R(0), Q(1), W, '0', sel, clock, Q(0));  
 Stage 1: muxdiff portmp (R(1), Q(2), Q(0), '0', sel, clock, Q(1));  
 Stage 2: muxdiff portmp (R(2), Q(3), Q(1), '0', sel, clock, Q(2));  
 Stage 3: muxdiff portmp (R(3), W, Q(2), '0', sel, clock, Q(3));

5

component muxdiff  
 port (D : in std-logic-vector (0 to 3);  
 sel : in std-logic-vector (1 down to 0)  
 Q : out std-logic);

Architecture structure of F UniversalReg is

If instead we write a VHDL code (structure):

16