

## SOLUTION SET

(1)

- ① Write the VHDL code for a circuit that routes the maximal value of three input signals ( $a, b, c$ ) to the output ( $f$ ). Write only the ARCHITECTURE portion of the code.  
(15p)

SOL:

Architecture Behavior of maximal is


```
begin
process (a,b,c) (2)
  if (a>b) then
    if (a>c) then
      max <= a;
    else
      max <= c;
    end if;
  else
    if (b>c) then
      max <= b;
    else
      max <= c;
    end if;
  end if;
end process;
end behavior;
```

⑬

- Fresnel-Kirchhoff diffraction of spherical waves by a circular aperture," J. Opt. Soc. Am. A **11**, 774-778 (1994).
15. In the case of the plane-wave results, recall that the incident field has already been scaled before taking the source point to infinity, so it is necessary to divide the potential given in Eq. (3.20), for example, by only  $\exp(i\mathbf{k} \cdot \mathbf{r}_O)$ , and this means that the phase factor now becomes

$\exp(ik2\mathcal{D}_x)$ . The same is true of Eq. (4.4), and these results are in keeping with Eqs. (5.1) and (5.3). For the focused field,  $\exp(-ik|\mathbf{r}_O - \mathbf{r}_S|)/(4\pi|\mathbf{r}_O - \mathbf{r}_S|)$  is to be divided out for points well before focus, but its complex conjugate is to be used far beyond the focal plane; the phase is small near the focus, so there is nothing to be gained there in this way.

SOL ② Since we should detect 2 consecutive 1's ~~in~~ in the clock signal and produce a 1 at the next clock cycle we need 2 FFs



when the previous and the current w value is 1 then we can declare that we have 2 1's coming after another.  
so we need an AND circuit between  
the FFs.

10

SOL(2) continued -

The VHDL code for the circuit, using Flip Flops as components:

---

```
use work.components.all;
entity COUNTING1 is
port (clock, Resetn, w : IN STD-LOGIC;
      z : OUT STD-LOGIC);
```

Architecture Structure of COUNTING1 is

```
signal y : STD-LOGIC;
```

```
signal q1 : STD-LOGIC;
```

flip flop 1: flip flop PORTMAP(w, Resetn, clock, q1);

flip flop 2: flip flop portmap(y, Resetn, clock, z);

$y = Q1 \text{ AND } W;$

END structure;

(7.5)

---

The D~~FF~~ FF is used as component in the code:

COMPONENT flip flop

(2.5)

ENTITY flip flop IS

```
PORT (D, Resetn, clock : IN STD-LOGIC;
      Q : OUT STD-LOGIC);
```

END flip flop;

Architecture Behavior of flip flop is

BEGIN

```
IF Resetn = '0' THEN Q <= '0';
ELSIF (clock'EVENT AND clock = '1') THEN
```

Q <= D;


END IF;

END PROCESS;

END Behavior;

Yilmaz	AVCI	200514005	1	0	38	17	34,75	47,90
					31,58		43,53	

Prob 4

Question 3  
in the exam

5p

a) This circuit produces a sequence of 1000 and shifts  $q_1^1$  in the sequence at each clock cycle. i.e. in the first clock cycle 1000, then 0100, then 0010, then 0001 and again with 1000. It clears the output when  $CLR = 1$ .

a) Explain what the circuit given does.

b) Write the VHDL code implementing the circuit. Inputs are clear, clock,  $D_n$ . Outputs are  $T_0, T_1, T_2, T_3$ . Design the code such that if up-counter and 2-to-4 decoder are used as components in the code. First write the VHDL code for the components in a component package. Then use these components in the main code by a package implementation.

SOL: First write the VHDL codes for the components in a package:

```
ENTITY upcounter IS
PORT (clock, clear : IN STD-LOGIC;
      Q : OUT STD-WIRE-VPORT (1 DOWNTO 0));
END upcounter;
```

ARCHITECTURE Behavior of upcounter IS

```
BEGIN
PROCESS (clock)
BEGIN
```

21sp

IF (Clock'event AND Clock = '1') THEN

IF Clear = '1' THEN

$Q \leftarrow "000";$

ELSIF

$Q \leftarrow Q + '1';$

END IF;

END IF;

END PROCESS;

END Behavior;

ENTITY Dec2to4 IS

PORT ( w : IN STD\_LOGIC\_VECTOR(1 DOWNTO 0);

en : IN STD\_WIRE;

y : OUT STD\_WIRE\_VECTOR(0 TO 3));

END Dec2to4;

Architecture Behavior OF Dec2to4 IS

~~SECONDARY STATE LOGIC~~

BEGIN

PROCESS (w, en)

(26)

BEGIN

IF en = '1' THEN

CASE w IS

WHEN "00"  $\Rightarrow$  y  $\leftarrow "1000";$

WHEN "01"  $\Rightarrow$  y  $\leftarrow "0100";$

WHEN "10"  $\Rightarrow$  y  $\leftarrow "0010";$

WHEN OTHERS  $\Rightarrow$  y  $\leftarrow "0001";$

END CASE;

ELSE y  $\leftarrow "0000";$  (i.e. if en=0)

END IF;

END PROCESS;

Now declare these components in a package:

(8)

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
PACKAGE components IS
COMPONENT upcounter
PORT (clock, clear : IN STD-WORD;
      Q : OUT STD-WORD-VECTOR(1 DOWN TO 0));
END COMPONENT;

COMPONENT Dec2to4
PORT (N : IN STD-WORD-VECTOR (1 DOWN TO 0);
      En : IN STD-WORD;
      Y : OUT STD-WORD-VECTOR (0 TO 3));
END COMPONENT;
```

2<sup>nd</sup>

Now the main program:

7<sup>th</sup>

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE work.components.all;
ENTITY main IS
PORT (clock, clear, En : IN STD-WORD;
      T : OUT STD-WORD-VECTOR(0 TO 3));
END main;
```

ARCHITECTURE Structure OF main IS

SIGNAL : count : STD-WORD-VECTOR (1 DOWN TO 0);

BEGIN

Counter: upcounter PORT MAP (clock, clear, count))

Ques : dec 2 to 4 PortMAP (Count, 1, T);  
FWD Structure;

**Exam Question 5 top**  
④ Explain with an example why overflow occurs in signed arithmetic and NOT in unsigned arithmetic. Show how the overflow condition is detected.

If  $a$  and  $b$  are 4-bit signed numbers, when they have different signs overflow occurs, since the result is not out of the range. However, when the two numbers are of the same sign then overflow may occur if the result exceeds the range that can be represented by the number of bits in the signed representation (i.e. MSB is representing the sign of the number)

Let's explain this with an example:

$$a = +7 \quad a+b = \begin{array}{r} +7 \\ +2 \\ \hline +9 \end{array} \quad \begin{array}{l} \Rightarrow 0111 \\ \Rightarrow +0010 \\ \hline 1001 \end{array} \quad \begin{array}{l} c_3 = 1 \\ c_4 = 0 \end{array}$$

X

↓  
a negative number!  
9 does not fit in the  
range that can be repre-  
sented by a signed 4-bit  
number.)

$$\text{If } a = -7 \Rightarrow \begin{array}{r} 1001 (-7) \\ 1110 (-2) \\ \hline 10111 \end{array} \quad \begin{array}{l} \Rightarrow c_3 \text{ and } c_4 \text{ are different!} \\ c_4 \oplus c_3 = 1 \end{array}$$

③

$b = -2$

$-7 - 2 = -9$

$\left. \begin{array}{l} c_4 = 1 \\ c_3 = 0 \end{array} \right\} c_4 \oplus c_3 = 1$

④


Overflow condition can be detected by  $V = c_4 \oplus c_3$

(\*)

### Exam Question 4. (15p)

(17)

Write the behavioral VHDL code for an T flip flop with an asynchronous reset.

SOL:

ENTITY TFF IS

```
PORT ( T, clock, Resetn : IN STD-WIRE;
       Q : OUT STD-WIRE);
```

(2)

END Tff;

ARCHITECTURE Behavior OF Tff IS

(Note: Behavior)

BEGIN

PROCESS (clock, Resetn)

BEGIN

IF Resetn = '0' THEN

Q &lt;= '0';

ELSIF (clock'EVENT AND clock = '1') THEN

IF T = '1' THEN

Q &lt;= NOT Q;

ELSE

Q &lt;= Q;

END IF;

END IF;

END PROCESS;

END Behavior

Note: Asynchronous Reset

(3)

(10)

Q

Exam Question ⑥ 20p


(4-6.7)

13

- a) Design a universal shift register with load and clear capability by using D flip-flops and 4-to-1 multiplexers.


S1	S0	Function
0	0	Load Registers
0	1	Shift Right
1	0	Shift Left
1	1	Load 0 ("0000")

- b) Write the VHDL code to implement this circuit on an FPGA. (Structural code)



b) The VHDL code (structural)

First lets configure a mux with a D FF as a subcircuit:  
(component)



```
ENTITY muxDIFF IS
PORT ( D : IN STD-LOGIC-VECTOR(0 TO 3);
       Clock, sel : IN STD-LOGIC ;
       Q : OUT STD-LOGIC );
```

END muxDIFF

ARCHITECTURE Behavior OF muxDIFF IS

BEGIN

PROCESS (sel, clock)

BEGIN

WAIT UNTIL clock'EVENT AND clock = '1';

WITH sel SELECT

Q <= D0 WHEN "00",

D1 WHEN "01",

D2 WHEN "10",

D3 WHEN OTHERS;

END PROCESS

END BEHAVIOR

→ (Note: Behavior)

MAIN CODES USING muxDIFF AS A COMPONENTS:

```
ENTITY UniversalReg IS
```

```
PORT ( clock, w : IN STD-LOGIC ;
```

```
      R : IN STD-LOGIC-VECTOR(3 DOWNTO 0);
```

```
      sel : IN STD-LOGIC-VECTOR(1 DOWNTO 0);
```

```
      Q : BUFFER STD-LOGIC VECTOR(30 TO 3);
```

```
      RegOut : OUT STD-LOGIC );
```

END UniversalReg

# ICEAA '09

[HOME](#)
[GENERAL INFORMATION](#)
[CALL FOR PAPERS](#)
[DEADLINES](#)
[TOPICS](#)
[ABSTRACT SUBMISSION](#)
[Closed](#)
[ICEAA AWARD](#)
[FINAL PAPER SUBMISSION](#)
[FINAL PROGRAM](#)
[SHORT COURSES](#)
[REGISTRATION](#)
[CONFERENCE SECRETARIAT](#)
[CONFERENCE VENUE](#)
[EXHIBITORS](#)
[COMMITTEES](#)
[HOTEL & TOURISTIC INFO](#)
[SYMPOSIUM TOURS](#)
[CONFERENCE BANQUET](#)
[ICEAA '07 GALLERY](#)
[ICEAA '05 GALLERY](#)
[CONTACT](#)
[STAFF ONLY](#)

and products  
and case;

when others  
when we

"01" &  
when "01"

case see is  
what until case, event and case = it,

case (local, see)

step 0 : maxdiff parameter (R(0), Q(1), w, 0, sd, climb, Q(0))

step 1 : maxdiff parameter (Q(1), Q(2), Q(0), 0, sd, climb, Q(1))

step 2 : maxdiff parameter (Q(2), Q(3), Q(1), 0, sd, climb, Q(2))

step 3 : maxdiff parameter (Q(3), w, Q(2), 0, sd, climb, Q(3))

what until case, event and case = it,

5

and computation;

0 ; our std-wc!

sd ; in std-wc-vcfun (1 down to 0)

point (D) ; in std-wc-vcfun (0 to 3) :

computation maxdiff

structure structure of individuality is

16 instead we write a whole code (structural);