### **Operators and Attributes**

### **Predefined Operators**

VHDL provides several kinds of predefined operators:

Assignment operators Logical operators Arithmetic operators Comparison (relational) operators Shift operators Concatenation operator Matching comparison operators

#### **Assignment Operators**

Are used to assign values to signals, variables, and constants. They are:

Operator "<=" Used to assign a value to a SIGNAL.

- Operator ":=" Used to assign a value to a VARIABLE, CONSTANT, or GENERIC. Usedalso for establishing initial values.
- Operator "=>" Used to assign values to individual vector elements or with OTHERS.

#### Example

Three object declarations ?x; y; z? are shown below, followed by several assignments. Comments follow each assignment.

CONSTANT x: STD\_LOGIC\_VECTOR(7 DOWNTO 0) := "00010001"; SIGNAL y: STD\_LOGIC\_VECTOR(1 TO 4); VARIABLE z: BIT\_VECTOR(3 DOWNTO 0);

 $y(4) \le '1'; --'1'$  assigned to a signal using "<="

y <= "0000"; --"0000" assigned to a signal with "<="

y <= (OTHERS=>'0') --'0' assigned to all elements of y

y <= x(3 DOWNTO 0); --part of x assigned to y

z := "1000"; --"1000" assigned to a variable with ":="

z := (0=>'1', OTHERS=>'0'); --z="0001"

### **Logical Operators**

Used to perform logical operations. The data must be of type BIT, STD\_LOGIC, or STD\_ULOGIC (or, obviously, their respective extensions, BIT\_VECTOR, STD\_LOGIC\_VECTOR, or STD\_ULOGIC\_VECTOR). The logical operators are:

NOT AND OR NAND NOR XOR XNOR

Notes: The NOT operator has precedence over the others. The XNOR operator was introduced in VHDL93.

#### **Examples:**

y <= NOT a AND b; -- (a'.b)

y <= NOT (a AND b); -- (a.b)'

y <= a NAND b; -- (a.b)'

### **Arithmetic Operators**

The arithmetic operators are:

Addition (+) Subtraction (-) Multiplication (\*) Division (/) Exponentiation (\*\*) Absolute value (ABS) Remainder (REM) Modulo (MOD)

x/y Returns 0 when |x| < |y|,

 $\pm 1$  when  $|y| \le |x| < 2|y|$ ,

 $\pm 2$  when  $2|y| \le |x| < 3$ , etc

with the sign obviously negative when the signs of x and y are different

Examples 3/5=0, -3/5=0, 9/5=1, -9/5=-1, 10/5=2, -10/5=-2, 14/5=2, -14/5=-1

ABS x: Returns the absolute value of x.

**Examples** ABS 5 = 5, ABS -3=3.

x REM y: Returns the remainder of x/y, with the sign of x. Its equation is x REM y = x - (x/y) y, where both operands are integers.

**Examples** 6 REM 3 = 0, 7 REM 3 = 1, 7 REM 3 = 1, -7 REM 3 = -1, -7 REM -3 = -1.

x MOD y: Returns the remainder of x/y, with the sign of y. Its equation is x MOD y = x REM y + ay, where a = 1 when the signs of x and y are different or a = 0 otherwise.

Both operands are integers.

**Examples** 7 MOD 3 = 1, 7 MOD -3 = -2, -7 MOD 3 = 2, -7 MOD -3 = -1.

#### **Comparison Operators**

Also called relational operators, the comparison operators are:

Equal to (= Not equal to (/=) Less than (<) Greater than (>) Less than or equal to (<=) Greater than or equal to (>=)

### **Shift Operators**

Introduced in VHDL93, shift operators are used for shifting data vectors. They are:

Shift left logic (SLL): Positions on the right are filled with '0's. Shift right logic (SRL): Positions on the left are filled with '0's. Shift left arithmetic (SLA): Rightmost bit is replicated on the right. Shift right arithmetic (SRA): Leftmost bit is replicated on the left. Rotate left (ROL): Circular shift to the left. Rotate right (ROR): Circular shift to the right.

### Examples

Say that x is a BIT\_VECTOR signal with value x = "01001". Then the values produced by the assignments below are those indicated in the comments (equivalent expressions, using the concatenation operator, are shown between parentheses).

-----

 $y \le x \text{ SLL } 2; --y \le "00100" (y \le x(2 \text{ DOWNTO } 0) \& "00";)$  $y \le x \text{ SLA } 2; --y \le "00111" (y \le x(2 \text{ DOWNTO } 0) \& x(0) \& x(0);)$  $y \le x \text{ SRL } 3; --y \le "00001" (y \le "000" \& x(4 \text{ DOWNTO } 3);)$  $y \le x \text{ SRA } 3; --y \le "00001" (y \le x(4) \& x(4) \& x(4) \& x(4 \text{ DOWNTO } 3);)$  $y \le x \text{ ROL } 2; --y \le "00101" (y \le x(2 \text{ DOWNTO } 0) \& x(4 \text{ DOWNTO } 3);)$  $y \le x \text{ SRL } -2; --same as "x \text{ SLL } 2"$ 

-----

#### **Concatenation Operator**

Used for grouping objects and values (useful also for shifting data, as shown in the example above), the concatenation operator's representation is &.

The synthesizable predefined data types for which the concatenation operator is intended are BIT\_VECTOR, BOOLEAN\_VECTOR (VHDL 2008), INTEGER\_VECTOR (VHDL 2008), STD\_(U)LOGIC\_VECTOR, (UN)SIGNED, and STRING.

### Example

Four VHDL objects (v, x, y, z) are declared below, then several assignments are made utilizing the concatenation operator (&). The use of parentheses is optional.

-----

CONSTANT v: BIT :='1'; CONSTANT x: STD\_LOGIC :='Z'; SIGNAL y: BIT\_VECTOR(1 TO 4); SIGNAL z: STD\_LOGIC\_VECTOR(7 DOWNTO 0);  $y \le (v \& "000")$ ; --result: "1000"  $y \le v \& "000"$ ; --same as above (parentheses are optional)  $z \le (x \& x \& "11111" \& x)$ ; --result: "ZZ11111Z"  $z \le ('0' \& "011111" \& x)$ ; --result: "0011111Z"

### Example

Consider the same constants and signals above. Below is a series of individualbit assignments using the keyword OTHERS and comma instead of the regular concatenation operator. Observe the nominal and positional mapping options. Here, parentheses are required.

 $y \ll (OTHERS=>'0'); --result: "0000"$   $y \ll (4=>'1', OTHERS=>'0'); --result: "0001" (nominal mapping)$   $y \ll ('1', OTHERS=>'0'); --result: "1000" (positional mapping)$   $y \ll (4=>'1', 2=>v, OTHERS=>'0'); --result: "0101" (nominal mapping)$   $z \ll (OTHERS=>'Z'); --result: "ZZZZZZZZ"$   $z \ll (4=>'1', OTHERS=>'0'); --result: "00010000" (nominal mapping)$   $z \ll (4=>x, OTHERS=>'0'); --result: "000Z0000" (nominal mapping)$   $z \ll ('1', OTHERS=>'0'); --result: "1000000" (nominal mapping)$ 

#### **Matching Comparison Operators**

Matching equality operator (?=) Matching inequality operator (?/=) Matching less than operator (?<) Matching greater than operator (?>) Matching less than or equal to operator (?<=) Matching greater than or equal to operator (?>=) The purpose of this operator is to allow the comparison of logic values instead of enumerated symbols in STD\_ULOGIC based data.

For example, "IF 'H' = '1' . . ." returns FALSE because these symbols are different, while "IF 'H' ?= '1' . . ." returns '1' because both 'H' and '1' are interpreted as logic value '1'.

### **Other Operators**

Other operators introduced in VHDL 2008 are:

MINIMUM and MAXIMUM operators: Return the smallest or largest value in the given set. For example, "MAXIMUM(0, 55, 23)" returns 55. These operators were defined for all VHDL types.

Condition operator ("??"): Converts a BIT or STD\_(U)LOGIC value into a BOOLEAN value. For example, "?? a AND b" returns TRUE when a AND b = '1' or FALSE otherwise.

TO\_STRING: Converts a value of type BIT, BIT\_VECTOR, STD\_LOGIC\_VECTOR, and so on into STRING. For the types BIT\_VECTOR and STD\_LOGIC\_VECTOR, there are also the options TO\_OSTRING and TO\_HSTRING, which produce an octal or hexadecimal string, respectively.

### Examples

TO\_STRING(58) = "58" TO\_STRING(B"1110000) = "11110000" TO\_HSTRING(B"11110000) = "F0"

# **Operators Summary**

Operator type	Predefined operators	Supported synthesizable predefined data types (*)
Logical	NOT, AND, NAND, OR, NOR, XOR, XNOR	BIT, BIT_VECTOR, BOOLEAN, BOOLEAN_VECTOR <sup>(1)</sup> , STD_(U)LOGIC, STD_LOGIC_(U)VECTOR, (UN)SIGNED <sup>(2)</sup> , UFIXED <sup>(1)</sup> , SFIXED <sup>(1)</sup> , FLOAT <sup>(7)</sup>
Arithmetic	+, -, *, /, **, ABS, REM, MOD	INTEGER, NATURAL, POSITIVE, STD_(U)LOGIC_VECTOR <sup>(3)</sup> , (UN)SIGNED <sup>(4)</sup> , UFIXED <sup>(1)</sup> , SFIXED <sup>(1)</sup> , FLOAT <sup>(1)</sup>
Comparison	=, /=, >, <, >=, <=	BIT, BIT_VECTOR, BOOLEAN, BOOLEAN_VECTOR <sup>(1)</sup> , INTEGER, NATURAL, POSITIVE, INTEGER_VECTOR <sup>(1)</sup> , CHARACTER, STRING, STD_(U)LOGIC_VECTOR <sup>(3)</sup> , (UN)SIGNED <sup>(4)</sup> , UFIXED <sup>(1)</sup> , SFIXED <sup>(1)</sup> , FLOAT <sup>(1)</sup>
Shift	SLL, SRL, SLA, SRA, ROL, ROR	BIT_VECTOR, BOOLEAN_VECTOR <sup>(1)</sup> , STD_LOGIC_(U)VECTOR <sup>(3)</sup> , (UN)SIGNED <sup>(4)</sup> , UFIXED <sup>(1)</sup> , SFIXED <sup>(1)</sup>
Concatenation	& (", " and OTHERS too)	BIT_VECTOR, BOOLEAN_VECTOR <sup>(1)</sup> , INTEGER_VECTOR <sup>(1)</sup> , STRING, STD_(U)LOGIC_VECTOR, (UN)SIGNED <sup>(4)</sup>
Matching comparison (1)	?=, ?/=, ?>, ?<, ?>=, ?<=	BIT, BIT_VECTOR <sup>(†)</sup> , BOOLEAN_VECTOR <sup>(†)</sup> , STD_(U)LOGIC, STD_(U)LOGIC_VECTOR, (UN)SIGNED <sup>(2)</sup> , UFIXED <sup>(1)</sup> , SFIXED <sup>(1)</sup> , FLOAT <sup>(1)</sup>
Condition (1)	??	BIT, STD_(U)LOGIC
Min/Max and String conversion (1)	MINIMUM, MAXIMUM, TO_STRING, etc.	Nearly all VHDL types in standard packages (see appendices)
(*) Note: Some types support only a partial set of operators (1) Introduced or proposed in VHDL 2008 (2) With package numeric std		<ul> <li>(3) Requires package std_logic_(un)signed or numeric_std_unsigned</li> <li>(4) Requires package numeric_std or std_logic_arith</li> </ul>

# **Data Attributes**

The pre-defined, synthesizable data attributes are the following:

d'LOW: Returns lower array index

d'HIGH: Returns upper array index

d'LEFT: Returns leftmost array index

d'RIGHT: Returns rightmost array index

d'LENGTH: Returns vector size

d'RANGE: Returns vector range

d'REVERSE\_RANGE: Returns vector range in reverse order

# **Example:**

Consider the following signal: SIGNAL d : STD\_LOGIC\_VECTOR (7 DOWNTO 0);

Then:

d'LOW=0, d'HIGH=7, d'LEFT=7, d'RIGHT=0, d'LENGTH=8,

d'RANGE=(7 downto 0), d'REVERSE\_RANGE=(0 to 7).

**Example:** Consider the following signal:

SIGNAL x: STD\_LOGIC\_VECTOR (0 TO 7);

Then all four LOOP statements below are synthesizable and equivalent.

FOR i IN RANGE (0 TO 7) LOOP ...

FOR i IN x'RANGE LOOP ...

FOR i IN RANGE (x'LOW TO x'HIGH) LOOP ...

FOR i IN RANGE (0 TO x'LENGTH-1) LOOP ...

If the signal is of enumerated type, then:

d'VAL(pos): Returns value in the position specified

d'POS(value): Returns position of the value specified

d'LEFTOF(value): Returns value in the position to the left of the value specified

d'VAL(row, column): Returns value in the position specified; etc.

### **Signal Attributes**

Let us consider a signal s. Then:

s'EVENT: Returns true when an event occurs on s

s'STABLE: Returns true if no event has occurred on s

s'ACTIVE: Returns true if s = '1'

s'QUIET 3time4: Returns true if no event has occurred during the time specified

s'LAST\_EVENT: Returns the time elapsed since last event

s'LAST\_ACTIVE: Returns the time elapsed since last s = '1'

s'LAST\_VALUE: Returns the value of s before the last event; etc. Though most signal attributes are for simulation purposes only, the first two in the list above are synthesizable, s'EVENT being the most often used of them all.

Example: All four assignments shown below are synthesizable and equivalent. They return TRUE when an event (a change) occurs on clk, AND if such event is upward (in other words, when a rising edge occurs on clk).

IF (clk'EVENT AND clk='1')... -- EVENT attribute used with IF

IF (NOT clk'STABLE AND clk='1')... -- STABLE attribute used with IF

WAIT UNTIL (clk'EVENT AND clk='1'); -- EVENT attribute used with WAIT

IF RISING\_EDGE(clk)... -- call to a function

# **User-Defined Attributes**

We saw above attributes of the type HIGH, RANGE, EVENT, etc. However, VHDL also allows the construction of user defined attributes.

To employ a user-defined attribute, it must be declared and specified. The syntax is the following:

### **Attribute declaration:**

ATTRIBUTE attribute\_name: attribute\_type;

### Attribute specification:

ATTRIBUTE attribute\_name OF target\_name: class IS value;

where:

attribute\_type: any data type (BIT, INTEGER, STD\_LOGIC\_VECTOR, etc.)

class: TYPE, SIGNAL, FUNCTION, etc.

value: '0', 27, "00 11 10 01", etc.

### **Example:**

ATTRIBUTE number\_of\_inputs: INTEGER; -- declaration

ATTRIBUTE number\_of\_inputs OF nand3: SIGNAL IS 3; -- specification

inputs <= nand3'number\_of\_pins; -- attribute call, returns 3

### **Example:**

Enumerated encoding.

A popular user-defined attribute, which is provided by synthesis tool vendors, is the enum\_encoding attribute. By default, enumerated data types are encoded sequentially.

Thus, if we consider the enumerated data type color shown below:

TYPE color IS (red, green, blue, white);

its states will be encoded as red = "00", green = "0"', blue = "10", and white = "11".

Enum\_encoding allows the default encoding (sequential) to be changed. Thus the following encoding scheme could be employed, for example:

ATTRIBUTE enum\_encoding OF color: TYPE IS "11 00 10 01";

# GENERIC

As the name suggests, GENERIC is a way of specifying a generic parameter (that is, a static parameter that can be easily modified and adapted to different applications).

The purpose is to confer the code more flexibility and reusability. A GENERIC statement, when employed, must be declared in the ENTITY.

Its syntax is shown below.

GENERIC (parameter\_name : parameter\_type := parameter\_value);

### **Example:**

The GENERIC statement below specifies a parameter called n, of type INTEGER, whose default value is 8.

Therefore, whenever n is found in the ENTITY itself or in the ARCHITECTURE (one or more) that follows, its value will be assumed to be 8.

ENTITY my\_entity IS GENERIC (n : INTEGER := 8); PORT (...); END my\_entity;

ARCHITECTURE my\_architecture OF my\_entity IS

END my\_architecture:

More than one GENERIC parameter can be specified in an ENTITY.

For example: GENERIC (n: INTEGER := 8; vector: BIT\_VECTOR := "00001111");

# **Example:** Generic Parity Detector

The parity detector circuit must provide output = '0' when the number of '1's in the input vector is even, or output ='0' otherwise.

Solution-2

1 -----2 ENTITY parity\_gen IS 3 GENERIC (n : INTEGER := 7); PORT (input: IN BIT\_VECTOR (n-1 DOWNTO 0); 4 output: OUT BIT\_VECTOR (n DOWNTO 0)); 5 6 END parity\_gen; 7 -----8 ARCHITECTURE parity OF parity\_gen IS 9 **BEGIN** 10 PROCESS (input) VARIABLE temp1: BIT; 11 VARIABLE temp2: BIT\_VECTOR (output'RANGE); 12 13 **BEGIN** temp1 := '0'; 14 FOR i IN input'RANGE LOOP 15 16 temp1 := temp1 XOR input(i); 17 temp2(i) := input(i); 18 END LOOP; 19 temp2(output'HIGH) := temp1; 20 output <= temp2; 21 END PROCESS; 22 END parity; 23 -----

#### Example: Generic Decoder



# Summary:

#### Attributes.

Application	Attributes	Return value
For regular DATA	d'LOW	Lower array index
	d'HIGH	Upper array index
	d'LEFT	Leftmost array index
	d'RIGHT	Rightmost array index
	d'LENGTH	Vector size
	d'RANGE	Vector range
	d'REVERSE_RANGE	Reverse vector range
For enumerated	d'VAL(pos)*	Value in the position specified
DATA	d'POS(value)*	Position of the value specified
	d'LEFTOF(value)*	Value in the position to the left of the value specified
	d'VAL(row, column)*	Value in the position specified
For a SIGNAL	s'EVENT	True when an event occurs on s
	s'STABLE	True if no event has occurred on s
	s'ACTIVE*	True if s is high