28.02.2011 ©

```
    :
MUX2 : MUX4TO1 PORTMAP (W(4), W(5), W(6), W(7),
        S(1 DOWNTO 0), M(1));
MUX3 : MUX4TO1 PORTMAP (W(8), W(9), W(10), W(11),
        S(1 DOWNTO 0), M(2));
MUX4 : MUX4TO1 PORTMAP (W(12), W(13) W(14) W(15),
        S(1 DOWNTO), M(3));
MUX5 : MUX 4TO1 PORTMAP (M(0), M(1), M(2), M(3),
        S(3 DOWNTO 2), F);

END STRUCTURE;
```

VHDL CODE for a 16-to-1 mux by COMPONENT

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux16TO1 IS
PORT ( W : IN STD_LOGIC_VECTOR(0 TO 15);
       S : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
       f : OUT STD_LOGIC);
END mux16TO1;
ARCHITECTURE structure OF mux16TO1 IS
SIGNAL m : STD_LOGIC_VECTOR(0 TO 3);
COMPONENT mux4TO1
 PORT ( W : IN STD_LOGIC_VECTOR (0 TO 3);
        S : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
        f : OUT STD_LOGIC);
```

END COMPONENT;

BEGIN

MUX1 : MUX 4 TO 1 PORTMAP (W(0), W(1), W(2), W(3),
S(1 DOWNTO 0), m(0));

⋮

MUX5 : MUX4TO1 PORTMAP (m(0), m(1), m(2), m(3),
S(3 DOWNTO 2), f);

END Structure;



Lets design a 64 to 1 mux by using

4 16 to 1 mux + 1 4 to 1 mux

$64 = 2^6 = 2^4 \cdot 2^2$

16 mux x 4

$2^6 = 64$

A 16-TO-1 mux WITH GENERATE CODE + PACKAGE

```
LIBRARY work;
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE Work.mux16TO1_package.all;
ENTITY muxnTO1 IS
* → GENERIC (n: INTEGER := 16);
PORT (W: IN STD_LOGIC_VECTOR(0 TO n-1);
      S: IN STD_LOGIC_VECTOR(n/4-1 DOWNTO 0);
      f: OUT STD_LOGIC);
END muxnTO1;

ARCHITECTURE STRUCTURE OF muxnto1 IS
SIGNAL m: STD_LOGIC_VECTOR(0TO 3);
BEGIN
```

n := 4 - 1

Generate Loop

G1 : FOR i IN 0 TO n/4 − 1 GENERATE

MUXES : mux n/4 TO 1 PORTMAP (W (n/4 * i),
W(n/4 * i + 1), W(n/4 * i + 2), W(n/4 * i + 3), S(1 downto 0), m(i));

END GENERATE ;

mux 5 : mux 4 TO 1 PORTMAP (m(0), m(1), m(2),
m(3), S(1 downto 0), f);

END STRUCTURE;