

28.02.2011 (C)

;

MUX2: mux4to1 PORTMAP (w(4), w(5), w(6), w(7),
s(1 DOWN TO 0), m(1));

MUX3: mux4to1 PORTMAP (w(8), w(9), w(10), w(11),
s(1 DOWN TO 0), m(2));

MUX4: mux4to1 PORTMAP (w(12), w(13), w(14), w(15),
s(1 DOWN TO 0), m(3));

MUX5: mux4to1 PORTMAP (m(0), m(1), m(4), m(3),
s(3 DOWN TO 2), f);

END STRUCTURE;

VHDL CODE for a 16-to-1 mux by components

~~library~~ IEEE;

use IEEE.std_logic_1164.all;

ENTITY mux16to1 IS

PORT (W : IN std_logic_vector(0 to 15);
S : IN std_logic_vector(3 down to 0);
f : OUT std_logic);

END mux16to1;

ARCHITECTURE structure OF mux16to1 IS

SIGNAL m : std_logic_vector(0 to 3);

COMPONENT mux4to1

PORT (W : IN std_logic_vector(0 to 3);
S : IN std_logic_vector(1 down to 0);
f : OUT std_logic);


EWID COMPONENT;

BEGIN

MUX1: MUX4TO1 PORTMAP (w(0), w(1), w(2), w(3),
s(1 DOWN TO 0), m(0));

MUX5: MUX4TO1 PORTMAP (m(0), m(1), m(2), m(3),
s(3 DOWN TO 2), f);

END STRUCTURE;



lets design a 64 to 1 mux by using

4 16 to 1 mux + 1

4 to 1 mux

$$64 = 2^6 = 2^4 \cdot 2^2$$

\downarrow \downarrow

16 mux x 4

$$2^6 = 64$$

A 16-TO-1 MUX WITH GENERATE CODE + PACKAGE

LIBRARY work;

LIBRARY ieee;

USE ieee.std_logic_1164.all;

n := 4 - 1

USE work.mux4to1_package.all;

ENTITY mux n TO 1 IS

* → **GENERIC (n: INTEGER := 16);**

PORT (w: IN std_logic_vector(0 TO n-1);

s: IN std_logic_vector(n/4-1 DOWN TO 0);

f: OUT std_logic);

END mux n TO 1;

ARCHITECTURE STRUCTURE OF mux n TO 1 IS

SIGNAL m: std_logic_vector(0 TO 3);

BEGIN

G1: FOR i IN 0 TO $N/4 - 1$ GENERATE

MUXES : mux $N/4$ TO 1 PORTMAP (W ($N/4 * i$),

W ($N/4 * i + 1$), W ($N/4 * i + 2$), W ($N/4 * i + 3$), S ($N/4 - 1$.

DOWN TO 0), m(i));

END GENERATE ;

MUX 5 : mux 4 TO 1 PORTMAP (m(0), m(1), m(2),
m(3), S ($N/4 + 1$ DOWN TO $N/4$) , f);

END STRUCTURE ;

Generate Loop