


In an FPGA


I/Os



LUTs
(memory
cells etc.)

Interconnects

APAL example



$$P_1 = \overline{\bar{x}_1 + \bar{x}_2} = x_1x_2 \quad P_4 = x_1x_2 \quad P_6 = \bar{x}_1x_2 = 0$$
$$P_2 = x_1\bar{x}_3$$
$$P_3 = \bar{x}_1\bar{x}_2x_3$$
$$P_5 = \bar{x}_1\bar{x}_2\bar{x}_3$$

FPGA with LUTs of 2 bit


x	y	F
0	0	0
0	1	1
1	0	1
1	1	0

x ₁	x ₆	A
0	0	0
0	1	0
1	0	1
1	1	0

$A = x_1 \bar{x}_6$

x ₂	x ₇	B
0	0	0
0	1	0
1	0	0
1	1	1

$B = x_2 x_7$ AND



A	B	D
0	0	0
0	1	1
1	0	1
1	1	1


$D = A + B$
 $D = x_1 \bar{x}_6 + x_2 x_7$

ex:

$$f = \bar{w}_2 w_3 + \bar{w}_1 w_2 \bar{w}_3 + w_2 \bar{w}_3 w_4 +$$

$$w_1 \bar{w}_2 \bar{w}_4$$

$$f = f(w_1, w_2, w_3, w_4)$$




1 FPGA block of 4 input

is enough to implement this function

If we have 3 input FGA blocks now it is implemented?

If we reduce this function after some algebra

$$f = \bar{w}_1 (\bar{w}_2 w_3 + w_2 \bar{w}_3) + w_1 (w_2 \bar{w}_3 + \bar{w}_2 w_3)$$



USING SUBCIRCUITS IN THE VHDL

- COMPONENT

- PACKAGE


LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY mux4to1 IS

PORT (w: IN STD_LOGIC_VECTOR (0 TO 3);
 s: IN STD_LOGIC_VECTOR (1 DOWN TO 0);
 f: OUT STD_LOGIC);

END mux4to1;



ARCHITECTURE Behavior OF MUX2TO1 LS
BEGIN

WITH S SELECT

f ← w0 WHEN "00"
w1 WHEN "01"
w2 WHEN "10"
w3 WHEN OTHERS;

END BEHAVIOR

If I want this to be used in the future
it is better to make it a PACKAGE

To make mux4to1 a PACKAGE for later use:

```
LIBRARY ieee;
```

```
USE ieee.std_logic_1164.all;
```

```
PACKAGE mux4to1_package IS
```

```
  COMPONENT mux4to1
```


```
    PORT (
      w : IN std_logic_vector(0 to 3);
      s : IN std_logic_vector(1 downto 0);
      f : OUT std_logic);
```

```
  END COMPONENT;
```

```
END mux4to1_package;
```

Assume we need to generate a VHDL code for a 16-to-1 mux by using 4-to-1 muxes

a) Subcircuits:



Developing 16-to-1 mux VHDL code by using
the mux4-to-1 code as a subunit (PACKAGE)

LIBRARY ieee;

USE ieee.std_logic_1164.all;

LIBRARY work;

USE work.mux4to1_package.all;

ENTITY mux16to1 IS

PORT (w : IN STD_LOGIC_VECTOR (0 TO 15);
 s : IN STD_LOGIC_VECTOR (3 DOWN TO 0);
 f : OUT STD_LOGIC);

END mux16to1;

ARCHITECTURE STRUCTURE OF MUX 4 TO 1 IS

* SIGNAL m: STD_LOGIC_VECTOR (0 TO 3);

BEGIN

MUX1: MUX4TO1 PORTMAP

(w(0), w(1), w(2), w(3), s(1 DOWNTO 0), m(0));

MUX2: MUX4TO1 PORTMAP

(w(4), w(5), w(6), w(7), s(1 DOWNTO 0), m(1));

calls the subcircuit (package)

name