



21.02.2011
©



Tools (CAD Tools)
Logical codes are generated
(netlist)

CAD Tool
gates are ideal $t_{PH} = 0$
There is no wire delay



CAD Tool
Gates have t_{pit}
wires have delay


Circuit design is
implemented on the
FPGA or CPLD
etc.
and Tested again

CPLD } based on NMOSs and
PAL } in EEPROM structure
PLA } (not volatile)

FPGA \Rightarrow based on SRAMs
(Static RAMs)

They are volatile





Truth Table

x_1	x_2	f
0	0	1
0	1	0
1	0	0
1	1	1