



# Full Adder (1-bit)

16.05.2011



Mealy-type machine

# Full Adder (1-bit) Moore machine




Present State		Next State				Output
		ab				
		00	01	10	11	S
State Table	G0	G0	G1	G1	H0	0
	G1	G0	G1	G1	H0	1
	H0	G1	H0	H0	H1	0
	H1	G1	H0	H0	H1	1

y2 y1		Next State				Output
		ab				
		00	01	10	11	S
State Assigned Table	00	00	01	01	10	0
	01	00	01	01	10	1
	10	01	10	10	11	0
	11	01	10	10	11	1

$$Y_1 = a \oplus b \oplus y_2 \quad \text{Sum}$$

$$Y_2 = ab + ay_2 + by_2 \quad \text{Majority function (Carry)}$$


$$S = y_1$$



# VHDL Code for a 1-bit FA

MEAN TYPE

A = 8-bit number



Code for the Shift Register

```
ENTITY ShiftReg IS  
  GENERIC (N: INTEGER := 8);  
  PORT (IN : IN STD_LOGIC_VECTOR(N-1 DOWN TO 0);
```

L, E, W : IN STD-WORK;

Clock : IN STD-WORK;

Q : BUFFER STD-WORK-VECTORS(N-1 DOWN 0));

END Shiftreg;

ARCHITECTURE Behavior of Shiftreg IS

BEGIN

PROCESS

BEGIN

WAIT UNTIL (Clock'EVENT AND Clock = '1');

IF E = '1' THEN

IF L = '1' THEN

Q ← R --- parallel load of 8-bit

ELSE

Genbits : For  $i$  IN 0 TO  $N-2$  LOOP

$$Q(i) \leftarrow Q(i+1)$$

END LOOP;


$$Q(N-1) \leftarrow W$$

ENDIF;

ENDIF;

END PROGRAM;

END BEHAVIOR;







ARCHITECTURE Behavior of SEMAR IS

COMPONENT Shifting

GENERIC(N: INTEGER := 8);

PORT(R: IN STD\_WALVECT(N-1 DOWN TO 0);

L, E, W: IN STD\_WAC;

Clk: IN STD\_WAC;

Q: BUFFER STD\_WAC\_VECTOR(N-1 DOWN TO 0);

END Component;