


# Sequence counter (detector)

12.05.2011

with a different state representation: ©



A = 00 00

B = 01 01

C = 10 11

$z_d = 11 10$

w=1

Present State	Next State		Output
	w=0	w=1	
	$y_2 y_1$	$y_2 y_1$	
A	00	01	0
B	00	11	0
C	00	11	1
	d d	d d	d

A Moore


FSM

$$y_1 = w$$

$$y_2 = w y_1$$

$$z = y_2$$

We just changed the states assigned and obtain a much simpler circuit:



## One-hot encoding:

For each state all but one of the state variables are equal to 0.

	$y_3$	$y_2$	$y_1$
A	0	0	1
B	0	1	0
C	1	0	0

↑  
assigned to the states

$$y_1 = \bar{w}$$

$$y_2 = w y_1$$

$$y_3 = w y_1$$

$$z = y_3$$


# MEALY STATE MODEL

Clock cycle:  $t_0$   $t_1$   $t_2$   $t_3$   $t_4$   $t_5$   $t_6$   $t_7$   $t_8$   $t_9$   $t_{10}$


$w$  : 0 1 0 1 1 0 1 1 1 0 1

$z$  : 0 0 0 0 1 0 0 1 1 0 0


The Mealy machine is not only the function of the states but of inputs as well




Present States	Next State		Output $z$	
	$w=0$	$w=1$	$w=0$	$w=1$
A	A	B	0	0
B	A	B	0	1


 only 2 FF is enough to represent 2 states.

Present State $y$		Next State		Output $z$	
		$w=0$	$w=1$	$w=0$	$w=1$
A	0	0	1	0	0
B	1	0	1	0	1



It is much simpler than the Moore machine



Moore machine (by delaying the output 1 clock cycle (using a FF))



# VHDL code for the Mealy machine:

LIBRARY ieee;

USE ieee.std\_logic\_1164.all;

ENTITY mealy IS

PORT (Clock, Resetn, w: IN STD\_LOGIC;  
z : OUT STD\_LOGIC);

END mealy;

ARCHITECTURE Behaviour of mealy IS;  
TYPE state-type IS (A, B);  
SIGNAL y: state-type;

BEGIN

PROCESS (Resetn, Clock)

BEGIN

IF Resetn = '0' THEN

Y ← A;

ELSIF (Clock'EVENT AND Clock = '1') THEN

CASE Z LS

WHEN A ⇒

IF W = '0' THEN Y ← A;

ELSE Y ← B;

ENDIF;

WHEN B  $\Rightarrow$

IF W = '0' THEN  $y \leftarrow A$ ;

ELSE  $y \leftarrow B$ ;

ENDIF;

END CASE;

ENDIF;

END PROCES;

PROCES (y, w)

BEGIN

CASE y IS

WHEN A  $\Rightarrow$

$z \leftarrow '0'$ ;

WHEN B  $\Rightarrow$


$z \leftarrow w$ ;


END CASE;

END PROCESS;

END BEHAVIOR;

# SERIAL ADDER (Mealy Type)





G: State when Carry = 0  
 H: State when Carry = 1

⇒

a	0	1	1	0
b	1	0	1	0
c	1	1	1	1
s	0	0	1	1

# State Table

Present State	Next State				Output			
	ab	ab	ab	ab	ab	ab	ab	ab
00	00	01	10	11	00	01	10	11
Y		Y			S			
G	G	G	G	H	0	1	1	0
H	G	H	H	H	1	0	0	1

State assigned table

Present	Next				Output			
	00	01	10	11	00	01	10	11
0	0	0	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1

Y

ab	00	01	11	10
0	0	0	1	0
1	0	1	1	1


$$Y = ab + ay + by$$

(majority function -  
Carry function)

S

ab	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$S = a \oplus b \oplus y$$



Mealy  
Type  
1-bit  
Serial  
Adder