


Finite State Machines

09.05.2011
©

Example:




Clock Cycles:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t_9
w:	0	1	0	1	1	0	1	1	1	0
z:	0	0	0	0	0	1	0	0	1	1

BASIC DESIGN STEPS of a FSM:

- ① Sketch the STATE DIAGRAM
- ② Generate STATE TABLE
- ③ Generate STATE ASSIGNED TABLE
- ④ FF TYPE SELECTION, DERIVATION OF NEXT STATES \rightarrow (WRITE THE VHDL CODE)
- ⑤ IMPLEMENTATION IN THE FPGA

(F) STATE DIAGRAM



② STATE TABLE

Present State	Next State		Output
	w=0	w=1	
A	A	B	0
B	A	C	0
C	A	C	1

State variables for present states
← ← for next state

I need 3 states: A, B, C

to represent them with binary variables

I need minimum 2 binary digits.

For $2^2 = 00, 01, 10, 11$ 2^2

$y_2 y_1$
A = 00 $y_2 y_1$

B = 01

C = 10

~~D~~ dd

└──┘

present next states

③ STATE ASSIGNED TABLE

	Present State		Next State		Output z
			$w=0$	$w=1$	
	y_2	y_1	Y_2	Y_1	
A	0	0	0	0	0
B	0	1	0	0	0
C	1	0	0	0	1
	1	1	d	d	d

A bracket under the last row of the table is labeled "Outputs of the FFs".
 A bracket under the last two rows of the table is labeled "Inputs of the FFs".

④ FF TYPE selection & minimization
 select D
 FFops.

Y_1

		$y_2 y_1$			
		00	01	11	10
w	0	0	0	1	0
	1	1	0	1	0

$$Y_1 = w \bar{y}_2 \bar{y}_1$$

$$Y_2 = w_1 y_1 + w_2 y_2$$


		$y_2 y_1$		Y_2	
		00	01		11
w	0	0	0	1	0
	1	0	1	0	1

	y_1	z
		0 1
y_2	0	0 0
	1	1 d

$$\underline{z = y_2}$$

This is a Moore
 type FSM, where
 the output is not a
function of INPUTS
 but the STATES.

$$y_1 = w \bar{y}_1 \bar{y}_2 \quad y_2 = w(y_1 + y_2) \quad z = y_2$$



VHDL CODE :

ENTITY Circuit IS

PORT (Clock, Resetn, W : IN STD_LOGIC;

Z : OUT STD_LOGIC);

END Circuit;

ARCHITECTURE Behavior OF Circuit IS

TYPE State_Type IS (A, B, C);

SIGNAL y : State_Type;

BEGIN

PROCESS (Resetn, Clock)

BEGIN

IF Resetn = '0' THEN

Y ← A;

ELSIF (Clock'event AND Clock = '1') THEN

CASE Y IS

WHEN A ⇒

IF W = '0' THEN

Y ← A;

ELSE

Y ← B;

ENDIF;

When B \Rightarrow

IF w = '0' THEN

y \leftarrow A;

ELSE

y \leftarrow C;

ENDIF;

When C \Rightarrow

IF w = '0' THEN

y \leftarrow A;

ELSE y \leftarrow C;

ENDIF;

END CASE;

END PROCESS;

$z \leftarrow '1'$ WHEN $y = C$ ELSE $'0'$;

END Behavior;

MODULE TYPE
output is only the
fraction of the status.

Alternative code with present and next states:

```
;  
ARCHITECTURE Behavior of Circuit IS  
TYPE State-type IS (A, B, C);  
SIGNAL y-present, y-next : State-type;  
BEGIN  
  PROCESS (w, y-present)  
  BEGIN  
    CASE y-present IS  
      WHEN A =>
```

```
IF w = '0' THEN
  y_next ← A;
ELSE
  y_next ← B;
END IF;
```

```
WHEN B ⇒
IF w = '0' THEN
  y_next ← A;
ELSE
  y_next ← C;
ENDIF;
```

```
WHEN C ⇒
IF w = '0' THEN
  y_next ← A;
ELSE
  y_next ← C;
ENDIF;
END CASE
END PROCESS;
```

```
PROCESS (Clock, Resetn)
BEGIN
IF Resetn = '0' THEN
  y_present ← A;
```

ELSIF (Check' events AND Check = '1') THEN

y-present ← y-next

END IF;

END PROCESS;

Z ← '1' WHEN y-present = 0 ELSE '0';

END Behavior;