


8 multiplexers
4 registers \Rightarrow 4 to 1 mux

05.05.2011

(C)

8-bit Data



Code for 3-bit Buffers:

ENTITY Trn IS

GENERIC (N: INTEGER := 8);

PORT (X: IN STD_LOGIC_VECTOR (N-1 DOWN TO 0);
E: IN STD_LOGIC;


F: OUT STD_LOGIC_VECTOR (N-1 DOWN TO 0));

END Trn;

ARCHITECTURE Behaviour of Trn IS
BEGIN

$f \leftarrow (OTHERS \Rightarrow 'z')$ WHEN $\bar{E} = '0'$ ELSE \bar{X} ;

END Behaviour;



Conditional
concurrent
statement


High impedance

Code for n -bit registers (R_1, R_2, R_3)

```

L
ENTITY Regn IS
    GENERIC (N: INTEGER := 8);
    PORT (R: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
          Rin, Clock: IN STD_LOGIC;
          Q: OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0));
END Regn;

```



ARCHITECTURE Behaviour of Regn IS
 BEGIN
 PROCESS
 BEGIN

WAIT UNTIL clock' event and clock = '1';

IF R_in = '1' THEN

Q \leftarrow R;

END IF;

END PROCESS;

END BEHAVIOR;

Control Circuit Code:



ENTITY SHIFTR IS Resetrn

GENERAL (K: INTEGER := 4); -- 4 bit register

PORT (Resetrn, clock, w: IN STD_WGCL;

Q : BUFFER STD_WGCL-VECTOR (1 TO K);

END SHIFTR;

-- Four Q bits are not forming a code. They are

ARCHITECTURE Behavior OF SHIFTR IS

BEGIN

PROCESS (Resetrn, Clock)

taken separately

BEGIN

IF Reset = 0 THEN

--- asynchronous
Reset

Q ← (others → '0');

ELSIF Clock'EVENT AND Clock = '1' THEN

Genbits: FOR i IN K DOWN TO 2 LOOP;

Q(i) ← Q(i-1);

Q(4) ← Q(3)

END LOOP;

Q(3) ← Q(2)

Q(1) ← w;

Q(2) ← Q(1)

END IF;

Q(1) ← w

END PROCESS;

END Behavior;

Shift Reg. is +
Shift Reg. is +

Declare all of these as PACKAGE:

LIBRARY ieee;

USE ieee.std_logic_1164.all;

PACKAGE SWAP COMPONENTS IS

COMPONENT Reg_n

GENERIC (N: INTEGER := 8);

PORT (R: IN STD_LOGIC_VECTOR (N-1 DOWN TO 0);

① Rin) Clock: IN STD_LOGIC;

Q: OUT STD_LOGIC_VECTOR (N-1 DOWN TO 0));

END COMPONENT;

COMPONENT SHIFTER -- The control register

GENERIC (K: INTEGER := 4);

PORT (Reset, Clock, w: IN STD_WHC);

② Q: BUFFER STD_WHC_VECTOR (1 TO K);

END COMPONENT;

COMPONENT TRAIN

GENERIC (N: INTEGER := 8);

PORT (X: IN STD_WHC_VECTOR (N-1 DOWNTO 0);

E: IN STD_WHC;


F: OUT STD_WHC_VECTOR (N-1 DOWNTO 0);

END COMPONENT;

END SWAP COMPONENTS;

Summary:

PACKAGE SWAP COMPONENTS



SWAP CIRCUIT

USE work. SWAP COMPONENTS. all;

ENTRY SWAP LS

PORT (Data: IN STD-WORK-VECTOR (7 DOWN TO 0));

Resetn, w: IN STD-WORK;

Clock, exten: IN STD-WORK;

Rin Ext: IN STD-WORK-VECTOR (1 TO 3);

Bus wires: INOUT STD-WORK-VECTOR (7 DOWN TO 0);

END SWAP;

ARCHITECTURE Behavior of SWAP LS

SIGNAL Rin, Rout, Q : STD_WOVC_VECTOR (1 TO 3);

SIGNAL R1, R2, R3 : STD_WOVC_VECTOR (7 DOWN TO 0);

~~BEGIN~~

-- signals are either
IN or OUT

[Control : shifter Generate MAP (K = 3)

PORTMAP (Routn, Clock, w, Q);

$R_{in}(1) \leftarrow R_{intxt}(1) \vee R Q(3);$


$R_{in}(2) \leftarrow R_{intxt}(2) \vee R Q(2);$

$R_{in}(3) \leftarrow R_{intxt}(3) \vee R Q(1);$

$$R_{out}(1) \leftarrow Q(2)$$

$$R_{out}(2) \leftarrow Q(1)$$

$$R_{out}(3) \leftarrow Q(3);$$



tri_ext: TRIN PORT MAP

(Data, Extern, Buswires)


reg1: regn PORTMAP

(Buswires, R_in(1), Clock, R1);

reg2: regn PORTMAP

(Buswires, R_in(2), Clock, R2);

reg3: regn PORTMAP (Buswires, R_in(3), Clock, R3);



tri 1: trin PORTMAP (R1, Rout(1), Buswires);

tri 2: trin PORTMAP (R2, Rout(2), Buswires);

tri 3: trin PORTMAP (R3, Rout(3), Buswires);

END Behavior;

SWAP
CIRCUIT:

