

ex: a 4-bit binary counter  
with parallel load, using

04.05.2011  
©

\* → INTEGER SIGNALS


ex Counter that counts from 0 to 15:

LIBRARY ieee;

USE ieee.std\_logic\_1164.all;

ENTITY upcount IS

PORT (R : IN INTEGER RANGE 0 TO 15;



Clock, Resetn, L : IN STD-LOGIC;

Q : BUFFER INTEGER RANGE 0 TO 15);

END upcount;

R : IN STD-LOGIC  
(3 DOWNTO 0)  
a 4-bit input

HW: What's the difference between INOUT  
and BUFFER?

ARCHITECTURE Behavior OF upcount LS  
BEGIN

PROCESS (Clock, Resetn)

BEGIN

IF Resetn = '0' THEN — asynchronous  
reset!

Q <= 0; -- because we have used INIT on  
0 to 15

ELSIF (Clock'event AND Clock = '1') THEN

IF L = '1' THEN

Q <= R; -- parallel loading

ELSE -- if  $L \neq 1$

$Q \leftarrow Q + 1$  -- count up

END IF;

END IF;

END PROCESS;

END Behavior;

Ex: down counter

LIBRARY ieee;

USE ieee.std\_logic\_1164.all;

ENTITY downcount IS

GENERIC (modulus: INTEGER := 8);

PORT (Clock, L, E : IN STD-Logic;

Q : OUT INTEGER RANGE

= 0 TO modulus - 1);

END downcount; *no Buffer here; Then we have to define a Signal*

Architecture Behavior of downcount IS

SIGNAL Count: INTEGER RANGE 0 TO modulus - 1;

BEGIN

PROCESS -- no sensitivity list here

BEGIN

WAIT UNTIL (Clock'EVENT AND Clock = '1');

IF L = '1' THEN

Count < modulus - 1 ; -- biggest 3-bit

Default  
for my mat : F

ELSE

IF E = '1' THEN

Count <= Count - 1;

END IF;

END IF;

number(111) is loaded  
for count down


-- arithmetic opera-  
tors because  
COUNT is defined  
as INTEGER

FWD Process;

$Q \leftarrow \text{Count};$

FWD Behavior;

Remember:



IF  $s = '0'$  Then  
 $f \leftarrow w_0;$

ELSE

$f \leftarrow w_1;$


FWD, F;

$f \leftarrow w_0;$  *Default*


IF  $s = '1'$  Then

$f \leftarrow w_1;$

FWD, F;




# FSM Design of modulo 7 Counter



## SWAP CIRCUIT:

8-bit Bus



$R_1, R_2, R_3$

Transfer contents of  $R_1$  to  $R_2$  and  $R_2$  to  $R_1$ .

$$\text{If } R_2 \rightarrow R_3 \Rightarrow R_{2\text{out}} = 1, R_{3\text{in}} = 1$$

$$\text{If } R_1 \rightarrow R_2 \Rightarrow R_{1\text{out}} = 1, R_{2\text{in}} = 1$$

$$\text{If } R_3 \rightarrow R_1 \Rightarrow R_{3\text{out}} = 1, R_{1\text{in}} = 1$$



---

$R_1 \leftrightarrow R_2$

The response is  
for each case.

	$\text{f}①$	$\text{f}②$	$\text{f}③$
$R_1\text{in}$	0	0	1
$R_1\text{out}$	0	1	0
$R_2\text{in}$	0	1	0
$R_2\text{out}$	1	0	0
$R_3\text{in}$	1	0	0
$R_3\text{out}$	0	0	1

Control circuit  
should do  
this for  
swapping  $R_1$   
and  $R_2$



$R_1 = 2\text{-bit register}$


$R_2 = \text{, ,}$

Connections of 2-bit registers ( $R_1, R_2$ )  
to the data bus of 2 bit

The Control circuit:

$R_{1out}, R_{2in}$      $R_{3out}, R_{4in}$

$R_{2out}, R_{3in}$



This circuit can act as the resctr circuit

# Using Multiplexers In Stead of 3-State Buffers

