

ex: a 4-bit binary counter with parallel load, using

04.05.2011
C

* → INTEGER SIGNALS

ex Counter that counts from 0 to 15:


LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY upcount IS

PORT (R: IN INTEGER RANGE 0 TO 15;

R: IN std_logic_vector
(3 DOWNTO 0)
a 4-bit input



clock, Reset, L: IN std_logic;

Φ: BUFFER INTEGER RANGE 0 TO 15;

END upcount;

HW: What is the difference between INOUT and BUFFER?

ARCHITECTURE Behavior OF UP-COUNT LS

BEGIN

PROCESS (Clock, Reset) ~~END~~

BEGIN

IF Reset = '0' THEN ~~END~~ *-- asynchronous RESET!*

Q <= 0; ~~END~~ *-- because we have used INTEGER 0 TO 15*

ELSEIF (Clock'EVENT AND Clock = '1') THEN

IF L = '1' THEN

Q <= R; ~~END~~ *-- parallel loading*

ELSE -- if $L \neq 1$

$Q \leftarrow Q + 1$ -- count up

END IF;

END IF;

END PROCESS;

END Behavior;

EX: down counter

LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY downcount IS

GENERIC (modulus: INTEGER := 8);

PORT (Clock, L, E IN STD_LOGIC;

Q

: OUT INTEGER RANGE

= 0 TO modulus-1);

END downcount ;

no buffer here. Then we have to define a signal

ARCHITECTURE Behavior of downcount IS

SIGNAL Count: INTEGER RANGE 0 TO modulus-1;

BEGIN

PROCESS -- no sensitivity list here

BEGIN

WAIT UNTIL (Clock'EVENT AND clock = '1');

← because of this

IF L = '1' THEN

Count ← modulus - 1; -- biggest 3-bit number (111) is loaded for count down

ELSE

IF E = '1' THEN

Count ← count - 1; -- arithmetic operation because COUNT is defined as INTEGER

END IF;

END IF;

Default for the next IF




END PROCESS;

Q ← count;

END Behavior;

Remember:



IF s = '0' THEN

f ← w0;

ELSE

f ← w1;


END IF;

f ← w0; *Default*


IF s = '1' THEN

f ← w1;

END IF;



FSM Design of modulo 7 Down-Counter




SWAP CIRCUIT:

8-bit Bus

R1, R2, R3

Transfer contents of R1 to R2 and R2 to R1.




Three-state buffer

R1 → R3
R2 → R1
R3 → R2

or
R2 → R3
R1 → R2
R3 → R1

R1 ↔ R2



$\int R_2 \rightarrow R_3 \Rightarrow R_{2\text{out}} = 1, R_{3\text{in}} = 1$

$\int R_1 \rightarrow R_2 \Rightarrow R_{1\text{out}} = 1, R_{2\text{in}} = 1$


$\int R_3 \rightarrow R_1 \Rightarrow R_{3\text{out}} = 1, R_{1\text{in}} = 1$

$R_1 \leftrightarrow R_2$

The rest are ϕ
for each case.

	$\int \textcircled{1}$	$\int \textcircled{2}$	$\int \textcircled{3}$
$R_{1\text{in}}$	0	0	1
$R_{1\text{out}}$	0	1	0
$R_{2\text{in}}$	0	1	0
$R_{2\text{out}}$	1	0	0
$R_{3\text{in}}$	1	0	0
$R_{3\text{out}}$	0	0	1
	0	0	1



Control circuit
should do
this for
swapping R_1
and R_2



R1 = 2-bit register
 R2 = " "

Connections of 2-bit registers (R1, R2)
 to the data bus of 2 bit

The control circuit:



Res a_n

This circuit can act as the control circuit

Using Multiplexers In Stead of 3-Stage BUFFERS

