


Johnson's Counter :



STORAGE ELEMENTS

Remember:

PROCESS (A, B)

BEGIN

IF $A = B$ THEN

$A \text{ eq } B \leftarrow '1'$;

END IF;

END PROCESS;

END Behaviour;

This is a memory element; it keeps this value forever.

a Gated D-Latch

```
LIBRARY ieee;
```

```
USE ieee.std_logic-1164.all;
```

```
ENTITY Latch IS
```

```
PORT ( D, CLK: IN STD_LOGIC;
```

```
Q : OUT STD_LOGIC);
```

```
END Latch;
```

```
ARCHITECTURE Behavior OF
```

```
BEGIN
```

```
PROCESS (D, CLK)
```

```
BEGIN
```

```
IF CLK = '1'
```

```
THEN
```


```
Q <= D;
```

```
END IF;
```

```
END PROCESS;
```

```
END Behavior;
```

Latch IS



Alternative code for a D FF:

Architecture Behavior of DFF is

BEGIN

PROCESS ✓ no sensitivity list

BEGIN


WAIT UNTIL Clock'event AND Clock = '1' ;

Q ≤ D;

END PROCESS;

END Behavior;


A SYNCHRONOUS RESET SYNCHRONOUS



```

PROCESS (Resetn, Clock)
BEGIN
IF Resetn = '0' THEN
Q <= '0';
ELSIF Clock'EVENT AND Clock = '1' THEN
Q <= D;
ENDIF

```



```

WAIT UNTIL Clock'EVENT
AND Clock = '1';
IF Resetn = '0' THEN
Q <= '0';
ELSE
Q <= D;
ENDIF;

```

REGISTERS

1) A 4-bit parallel Register

Library ieee;

use ieee - - - ;

ENTITY ParReg IS

PORT (D : IN STD_LOGIC_VECTOR (3 DOWN TO 0);


Reset, Clock : IN STD_LOGIC;

Q : OUT STD_LOGIC_VECTOR (3 DOWN TO 0);

END ParReg;

ARCHITECTURE Behavior OF ParReg IS

BEGIN



PROCESS (Resetn, Clock):

BEGIN

IF Resetn = '0' THEN

Q ← "0000";

Asynchronous
reset

ELSIF Clock'event AND Clock = '1' THEN


Q ← D;

END IF;

END PROCESS;

END Behavior;

A Mux and a D-FF \Rightarrow MUX DFF



We will use this later. Let's define it as a component:

LIBRARY ieee;

USB ieee ----)
COMPONENT ENTITY MUXDFF IS MUXDFF

PORT (D0, D1, Sel, Clock : IN STD_LOGIC;
Q : OUT STD_LOGIC);

END MUXDFF;

Architecture Behavior of muxdff is
is given
prots
begin

WAIT UNTIL clock = 'event' AND clock = '1';

IF Sel = '0' THEN

Q ≤ D0;

ELSE

Q ≤ D1;

END IF;


END PROCESS;

→ END COMPONENT;

END Behavior;

A D Flip Flop

⋮



ARCHITECTURE Behaviour of DFF IS

BEGIN

PROCESS (Clock)

BEGIN

IF Clock EVENT AND Clock = '1' THEN

a positive edge triggered clock

$Q \leftarrow D;$

END IF;

END PROCESS;

END Behaviour;