


SR LATCH GATED



14.04.2011
©





S synchronized with the clock

| CLK | S | R | Next state $Q(t+1)$ |
|-----|---|---|------------------------|
| 0 | X | X | $Q(t)$ NC |
| 1 | 0 | 0 | $Q(t)$ NC |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | X |


NC = No change



Gated D Latch




| CLK | D | Q(t+1) Next State |
|-----|---|--------------------|
| 0 | X | Q(t) Present State |
| 1 | 0 | 0 |
| 1 | 1 | 1 |




The latch is $\bar{1}$ level sensitive
(when CLK is 1 active cycle)

Propagation Delay




CMOS Tech. ~ $t_{su} = 3ns$ $t_h = 2ns$

Edge Flip Flops Sensitive



positive edge-triggering

D Flip Flop (FF)




negative edge-sensitive


D FF




ex:



D FF with Clear and Reset




T-Flip Flop




| T | $Q(t+1)$ |
|---|--------------|
| 0 | $Q(t)$ |
| 1 | $\bar{Q}(t)$ |

$$Q(t+1) = T \oplus Q(t)$$

JK FLIP FLOP





| J | K | $Q(t+1)$ |
|---|---|-------------------|
| 0 | 0 | $Q(t)$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | $\overline{Q(t)}$ |




REGISTERS

SHIFT REGISTER



| | | |
|----------------|----------------|--------------------------|
| S ₁ | S ₀ | |
| 0 | 0 | SHIFT REGISTER |
| 0 | 1 | LOAD (PARALLEL) REGISTER |
| 1 | 0 | CLEAR |
| 1 | 1 | |

A general purpose 4-bit Register




COUNTERS

Asynchronous Counter


Synchronous Counter

A SYNCHRONOUS COUNTER


UP-COUNTER



Since CLK is not applied all the FFs at the same time this is an ASYNCHRONOUS 3-bit binary counter.



Down Counter (asynchronous)



111
110
101
100
011
010
001
000

