

```
use ieee.std_logic_1164.all;  
use ieee.std_logic_unsigned.all;
```

ENTITY ALU IS

```
PORT ( S: IN STD_LOGIC_VECTOR (2 DOWN TO 0);  
       A,B: IN STD_LOGIC_VECTOR (3 DOWN TO 0);  
       F: OUT STD_LOGIC_VECTOR (3 DOWN TO 0));
```

END ALU;

ARCHITECTURE Behavior OF ALU IS

BEGIN

PROCESS (S,A,B)

BEGIN

CASES IS

WHEN '000' $\Rightarrow F \leftarrow$ '0000'; -- CLEAR

WHEN '001' $\Rightarrow F \leftarrow B - A$;

⋮

WHEN '110' $\Rightarrow F \leftarrow A$ AND B;

WHEN OTHERS $\Rightarrow F \leftarrow$ "1111";

END CASE;

END PROCESS;

END BEHAVIOR;

For logic
operations
bit-by-bit

$$a_k \cdot b_k = f_k$$

$$a_0 \cdot b_0 = f_0$$

$$a_1 \cdot b_1 = f_1$$

$$a_2 \cdot b_2 = f_2$$

$$a_3 \cdot b_3 = f_3$$

↓
f₃f₂f₁f₀

$$S \Leftarrow A + B + C + D$$

in arithmetic operation (addition)


precedence:

$$((A+B) + C) + D = S$$


$$S = (a+b) + (c+d)$$

operation 1 operation 2

1 operation
1 operation
2 operation
3 operation




Cascaded 3 adders
3 tp




parallel 2 adders + 1 adder sum
2 tp
propagation times!

OR we can use PIPELINE approach:



If we use pipeline


Adding 2 more registers!




CLK 1	$\exp(a_0 \cdot b_0)$		
CLK 2	$\exp(a_1 \cdot b_1)$	$\sqrt{a_0 \cdot b_1}$	
CLK 3	$\exp(a_2 \cdot b_2)$	$\sqrt{a_1 \cdot b_2}$	$\log(a_0 \cdot b_2)$

SEQUENTIAL CIRCUITS

A simple memory element




A BISTABLE circuit
it keeps 1 bit of information,
STATIC MEMORY



It should be
refreshed
continuously by

DYNAMIC
MEMORY



VOLATILE




p.



n-channel
MOS transistor





SR LATCH

x	y	f
0	0	1
0	1	0
1	0	0
1	1	0

NOR GATE

Characteristic Table

S	R	Q
0	0	No change
0	1	0
1	0	1
1	1	May oscillate