

## Sequential assignment Statements:

07.04.2011

1- IF-THEN-ELSE statement

2- Case Statement

} In VHDL  
these are used within  
a PROCESS statement

```
PROCESS (w0, w1, s)
```

```
BEGIN
```

```
IF s = '0' THEN
```

```
  f <= w0;
```

```
ELSE f <= w1;
```

```
ENDIF;
```

```
END PROCESS;
```

a 2-to-1 mux

```
PROCESS (w0, w1, s)
```

```
BEGIN
```

```
  f <= w0;
```

```
IF s = '1' THEN
```

```
  f <= w1;
```

```
ENDIF;
```

```
END PROCESS;
```

ex:

# PRIORITY ENCODER

$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$	$z$
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

*(Note: In the original image, a wavy line underlines the last row's input bits and is labeled "irrelevant".)*

⋮  
ENTITY PRIORITY IS

```

PORT ( w: IN STD_LOGIC_VECTOR (3 DOWN TO 0);
      y: OUT STD_LOGIC_VECTOR (2 DOWN TO 0);
      z: OUT STD_LOGIC);
END PRIORITY;

```

ARCHITECTURE Behavior of Priority IS

```

BEGIN
PROCESS (w)
BEGIN

```

```
IF W(3) = '1' THEN  
  Y ← "11";
```

```
ELSIF W(2) = '1' THEN  
  Y ← "10";
```

```
ELSIF W(1) = '1' THEN  
  Y ← "01";
```

```
ELSE  
  Y ← "00";
```

```
ENDIF;  
END PROCESS;
```

```
Z ← '0' WHEN W = "0000"  
  ELSE '1';
```

```
END Behavior;
```

Conditional (concurrent)  
Statement. Cannot be taken  
in the PROCESS statement.

putting all the statements in the PROCESS for the previous example:

ARCHITECTURE Behavior of PRIORITY IS

BEGIN

PROCESS (w)

BEGIN

y ← "00"; → A default assignment

IF w(1) = '1' THEN y ← "01"; ENDIF;

IF w(2) = '1' THEN y ← "10"; ENDIF;

IF w(3) = '1' THEN y ← "11"; ENDIF;

z ← '1';

IF w = "0000" THEN z ← '0'; ENDIF;

END PROCESS;

ex: Comparator (1-bit comparator)

ex  $\Rightarrow$  if  $A=1$   
 $B=0$   
then  $A > B$

ENTITY COMPANATOR IS

PORT (A, B : IN STD\_LOGIC;

AeqB : OUT STD\_LOGIC);

END COMPANATOR;

ARCHITECTURE Behavior OF COMPANATOR IS  
BEGIN

PROCESS (A, B)

BEGIN

Default  $\odot$   $AeqB \leftarrow '0'$ ;

IF  $A=B$  THEN

$AeqB \leftarrow '1'$ ;

END IF;

END PROCESS;

END BEHAVIOR;

If the default  $A \text{ eq } B \leftarrow '0'$  statement is forgotten:

```
PROCESS (A, B)
BEGIN
```

```
IF A = B THEN
    A eq B  $\leftarrow$  '1';
```

```
END IF;
```

```
END PROCESS;
```


```
END BEHAVIOR;
```

This creates a memory element:

$$\bar{A} \oplus B = \bar{A}B + A\bar{B} = A \oplus B$$



EXNOR



## \* CASE STATEMENT

used always in a PROCESS statement (since it is a sequential statement)

ex 2-to-1 mux

Remember

WITH S SELECT

f ← w0 WHEN '0';

f ← w1 WHEN OTHERS;

ARCHITECTURE Behavior OF ...

BEGIN

PROCESS (w0, w1, s)

BEGIN

CASE S IS

WHEN '0' ⇒

f ← w(0);

WHEN OTHERS ⇒

f ← w(1);

END CASE;


END PROCESS;

END BEHAVIOR;

\* 2-TO-4 DECODER WITH CASE STATEMENT  
 (IF AND CASE STATEMENTS TOGETHER)

```

PORTS (w: IN STD_LOGIC_VECTOR (DOWN TO 0);
       En: IN STD_LOGIC;
       Y: OUT STD_LOGIC_VECTOR (0 TO 3);
       END DECL 2 TO 4;
    
```



ARCHITECTURE BEHAVIOR OF DE 2 TO 4 IS  
 BEGIN



PROCESS (w, en)

Sequential

IF en = '1' THEN

CASE w IS

WHEN "00" => y << "1000";

WHEN "01" => y << "0100";

WHEN "10" => y << "0010";

WHEN OTHERS => y << "0001";

END CASE;

ELSE y << "0000";

ENDIF;

END PROCESS  
and behavior,

alternating way of doing the same thing:  
 WITH CONDITIONAL STATEMENT (concurrent)

ARCHITECTURE Behavior of  
 ACTION LS

SIGNAL ENW: STD\_LOGIC\_VECTOR (2 DOWN TO 0);

BEGIN

```

ENW <= ENδW;
y <= "1000" WHEN ENW = "100";
y <= "0100" WHEN ENW = "101";
y <= "0010" WHEN ENW = "110";
y <= "0001" WHEN ENW = "111";
ELSE y <= "0000";
END PROCESS;
  
```

Concatenation

Conditional Statement



→ using Selected (concurrent)

⋮

WITH ENW SELECT

y ← "1000" WHEN "200";


"0100" WHEN "101";

"0010" WHEN "100";

"0001" WHEN "111";

"0000" WHEN OTHERS;

END Behavioral;



; ENTITY SEVENSEG IS

PORT (bcd : IN STD\_LOGIC\_VECTOR (3 DOWN TO 0));

LEDS : OUT STD\_LOGIC\_VECTOR (0 TO 7));

END SEVENSEG;

ARCHITECTURE Behavior OF SEVENSEG IS

BEGIN

PROCESS (bcd)

BEGIN

CASE bcd IS

WHEN '0000' => LEAS <- "1111110";

WHEN '0001' => LEAS <- "0110000";

⋮


WHEN '1000' => LEAS <- "1110011";

WHEN OTHERS => LEAS <- "-----";


END CASE;

END PROCESS;


END BEHAVIOR;



↑  
means DON'T CARE  
in VHDL



when = 1 then LED ON  
 when = 0 then LED OFF




$1011$   $a$   
 $0111$   $b$   
 $\hline 1111$   $a_k \text{ OR } b_k$

\* UNSIGNED

# An Arithmetic Logic Unit (ALU)

Logic Arithmetic  
bit-by-bit



OPERATION	Inputs $s_2 s_1 s_0$	Outputs $f$
Clear	0 0 0	0 0 0 0
$B - A$	0 0 1	$B - A$
$A - B$	0 1 0	$A - B$
ADD	0 1 1	$A + B$
XOR	1 0 0	$A \text{ XOR } B$
OR	1 0 1	$A \text{ OR } B$
AND	1 1 0	$A \text{ AND } B$
preset	1 1 1	1 1 1 1