


A 4-to-16 Decoder



04.04.2011

$y(4xi)$ to $y(4xi+3)$ $\text{\textcircled{C}}$

5
2-to-4
Decoders

Dec right

VHDL (Structural) code for the 4-to-16
by using the 2-to-4 Dec as ^{Decoder} component.

Library ieee,

use ieee.std_logic_1164.all;

ENTITY Dec4to16 IS

PORT (W: IN STD_LOGIC_VECTOR(3 DOWN TO 0);

En: IN STD_LOGIC;

Y: OUT STD_LOGIC_VECTOR(0 TO 15));

END Dec4to16;

ARCHITECTURE Structure of Dec 4 to 16 LS

COMPONENT Dec 2 to 4

PORT (W: IN STD_WGHC_VECTOR (1 DOWN TO 0);

En: IN STD_WGHC;

Y: OUT STD_WGHC_VECTOR (0 TO 3);

END COMPONENT;

SIGNAL m: STD_WGHC_VECTOR (0 TO 3);

BEGIN

*
FOR
GENERATE

G1: FOR i IN 0 TO 3 GENERATE

DECLRIGHT: DEC 2 TO 4 PORTMAP (
 $w(1 \text{ DOWN TO } 0), m(i), y(\underline{4 * i \text{ TO } 4 * i + 3}))$;
 \uparrow
 E_n

*
IF
GENERATE

G2: IF $i = 3$ GENERATE

DELETE: DEC 2 TO 4 PORTMAP ($w(i \text{ DOWN TO } i - 1),$
 $\bar{E}_n, m)$;

END GENERATE
END GENERATE
END STRUCTURE

SEQUENTIAL ASSIGNMENT STATEMENTS

- * IF-THEN-ELSE Statement
- * CASE Statement

They are always enclosed in a PROCESS Statement &

$f \in W_0$ WHEN $S = 0$ ELSE $f \in W_1$

SELECT:

WITH S SELECT

$f \in W_0$ WHEN '0'

$f \in W_1$ WHEN OTHERS;

Remind:

Component
Statements.

A 2-to-1 mux:

ex write VHDL using sequential code

using IF-THEN-ELSE Statement

Architecture Behavior of 2 to 1 mux is

BEGIN

PROCESS (w0, w1, s)

BEGIN

IF s = '0' THEN

f ← w0;

ELSE

f ← w1;

END IF;

→ Sensitivity List of the process

(w0, w1, s)
two behavior!

Same example with a CASE statement:

mux-2-to-1 in CASE

ARCHITECTURE Behavior of mux 2 to 1 IS
BEGIN

PROCESS (w0, w1, s)

BEGIN

CASE s IS

WHEN '0' =>

f <= w0;

WHEN OTHERS

f <= w1;

END CASE;

END PROCESS;

END BEHAVIOR;

ex:

PROCESS (w₀, w₁, S)
BEGIN

f ← w₀ ;

IF S = '1' THEN

f ← w₁ ;

ENDIF ;

END PROCESS ;

END BEHAVIOR ;

← by using a default
assignment.