


Comparator

31.03.2011

©

$x > y, x \geq y, x = y, x \leq y, x < y$

integer unsigned or signed numbers x, y



Overflow $V = C_4 \oplus C_3$

Negative $N = s_3$

$x > y$

$$\overline{z + N \oplus V} = 1$$

$x \geq y$

$$\overline{N \oplus V} = 1$$

$x < y$


$$N \oplus V = 1$$

$x \leq y$

$$N \oplus V + z = 1$$

$$x \geq y \quad z + \overline{z + (N \oplus V)} = 1$$

$$x=y \text{ OR } \underbrace{\hspace{10em}}_{x > y}$$




$$= z + \bar{z} \cdot (\overline{N \oplus V})$$

$$= \underbrace{(z + \bar{z})}_1 \cdot (\overline{z + (N \oplus V)})$$

$$= z + (\overline{N \oplus V}) \quad ?$$

$$x < y \Rightarrow N \oplus V = 1$$

$$\overline{x < y} \Rightarrow x \geq y$$



$$x > y \Rightarrow \overline{N \oplus V} = 1$$

Behavioral Code for The Comparator

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
USE ieee.std_logic_signed.all;  
ENTITY Comparator IS
```

```
    PORT (X, Y : IN STD_LOGIC_VECTOR(3  
          V, N, Z : OUT STD_LOGIC))  
          DOWN TO 0);  
END Comparator;
```

This line enables us to write an
ARITHMETIC CODE.

ARCHITECTURE Behavior of Comparator LS

SIGNAL S: STD_LOGIC_VECTOR (4 DOWN TO 0);

BEGIN

S <= ('0' & X) + Y;

V <= S(4) XOR X(3) XOR Y(3)

(actually This is equivalent to $C(4)$ XOR $C(3)$);

N <= S(3); The MSB of median $V = C_4 \oplus C_3$

Z <= '1' WHEN S(3 DOWN TO 0) = 0 ELSE '0';

END Behavior;

HW: Show that HW #2

$$C(3) = X(3) \oplus Y(3) \oplus S(3)$$

ASSIGNMENT STATEMENTS in the VHDL

1. Simple Assignment Statement
 $f \leftarrow '1'$
2. Selected Signal Assignment
3. Conditional signal "
4. GENERATE STATEMENTS
5. IF-THEN-ELSE STATEMENTS
6. CASE STATEMENTS

② SELECTED SIGNAL ASSIGNMENT

ARCHITECTURE Behaviour of multiplexers


BEGIN

WITH (S) SELECT

$f \leftarrow w_0$ WHEN '0'

$f \leftarrow w_1$ WHEN OTHERS;


END Behavior;



A concurrent statement
(it is not sequential)

But, we have to be very careful when we are using SELECT statement

ex: A priority encoder

| w_3 | w_2 | w_1 | w_0 | y_1 | y_0 | z | don't care |
|---|-------|-------|-------|-------|-------|-----|------------|
| 0 | 0 | 0 | 0 | d | d | 0 | |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | |
| 0 | 0 | 1 | x | 0 | 1 | 1 | |
| 0 | 1 | x | x | 1 | 0 | 1 | |
| 1 | x | x | x | 1 | 1 | 1 | |
|  not applicable | | | | 1 | 1 | 1 | |

LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY priority LS

PORT (w: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
y: OUT STD_LOGIC_VECTOR (1 DOWNTO 0);

z: OUT STD_LOGIC);
END priority;

ARCHITECTURE Behavior of Priority LS
BEGIN

WITH W SELECT

y <= "00" WHEN "0001";

"01" WHEN "0010";

"01" WHEN "0011";

"10" WHEN "0100" ;
 "10" WHEN "0101" ;
 "10" WHEN "0110" ;
 "10" WHEN "0111" ;
 "11" WHEN OTHERS ;

WITH W SELECT

z <= '0' WHEN '0000'

'1' WHEN OTHERS ;


Include
~~1000~~
 1001
 1010
 1011
 1100
 1101
 1110
 1111
 and 0000

③ CONDITIONAL SIGNAL ASSIGNMENT

ARCHITECTURE BEHAVIOUR OF MULTIPLEXER IS
BEGIN

$f \leftarrow w_0$ when $s = '0'$
else w_1 ;

END BEHAVIOUR;



This is also a
concurrent assignment
statement.

example:

COMPARATOR with Arithmetic VHDL Code:

LIBRARY ieee;

USE ieee.std_logic_1164.all;

USE ieee.std_logic_unsigned.all;

ENTITY Comparator IS

PORT (A, B : IN STD_LOGIC_VECTOR (3 DOWNTO 0);

AeqB, AgtB, AltB : OUT STD_LOGIC);

END Comparator;

ARCHITECTURE Behavior of Comparator IS

BEGIN

AeqB <= '1' WHEN A = B ELSE '0';

AgtB <= '1' WHEN A > B ELSE '0';

comparator stat.



$A < B \in '1'$ when $A < B$ ELSE '0';

END Behavior;

ex: Comparison with SIGNED numbers now:

use ieee.std_logic_1164.all;

use ieee.std_logic_arithmetic.all;

ENTITY COMPANATOR IS

PORT (A, B: IN SIGNED (3 DOWN TO 0);

AeqB, AgtB, AltB: OUT STD_LOGIC);

END COMPANATOR;

! The not are the same
as above

④ GENERATE Statement

4a. FOR GENERATE

4b. IF GENERATE

ex: a 16-to-1 mux with 5 4-to-1
muxes

LIBRARY ieee;

USE ieee.std_logic_1164.all;

USE work.mux4to1_package.all;

ENTITY mux16to1 IS

PORT (w: IN STD_LOGIC_VECTOR (0 TO 15);
 s: IN STD_LOGIC_VECTOR (3 DOWN TO 0);
 f: OUT STD_LOGIC);

END mux16to1;

ARCHITECTURE Structure of Mux16 to 1 IS
SIGNAL m: STD_LOGIC_VECTOR(0 to 3);
BEGIN

G-1: FOR i IN 0 TO 3 GENERATE;
MUXES: MUX4TO1 PORTMAP
w(4*i), w(4*i+1), w(4*i+2), w(4*i+3),
s(1 DOWN TO 0), m(i);
END GENERATE;

MUX6: MUX4TO1 PORTMAP (m(0), m(1), m(2),
m(3), s(3 DOWN TO 2), f);

END STRUCTURE;